

# Histogram Equalization Performance and Power Consumption Comparison on Different Platforms

Ercüment Kaya

Emre Dinçer

Burak Topçu



#### Overview


- General Information
- GPU Implementation
- CPU Implementation
- FPGA Implementation



#### General Information


- Consists of four parts:
  - Calculating Histogram
  - Calculating Cumulative Distribution Function
  - Finding non-zero minimum of CDF
  - Calculating Equalization








#### Calculating CDF && Finding Minimum






# Calculating Equalization






# GPU Implementation












- Privatization increases
  - Atomic Operations
  - # of total memory access
- Yet it decreases
  - # of total global memory access
- Therefore, it's expected that decreasing in executing time




#### Calculating Histogram – Experiments






# Calculating Histogram – Experiments






#### Calculating CDF && Finding Minimum






#### Calculating CDF && Finding Minimum






#### Calculating CDF - Experiments






# Calculating CDF - Experiments






#### Finding Minimum - Experiments






# Finding Minimum - Experiments






# Calculating Equalization






#### Calculating Equalization - Experiments





#### Calculating Equalization - Experiments





# **CPU** Implementation



#### Parallel Programming Patterns

Step	Pattern
Histogram Creation	Parallel For
CDF Calculation	Parallel Prefix Sum
Equalization	Parallel Map
Remapping	Parallel Gather



#### Environment, Libraries & The Language

- C++17
- Clang 13 with gcc-9 libs
- LLVM OMP API version: 5.0
- Linux ubuntu 5.11.0-38-generic



#### Test System Properties

- Intel(R) Xeon(R) Gold6148 CPU @ 2.40GHz
  - 20 Cores, 40 Threads
- 192 GB RAM
- Centos 7 Linux

<sup>\*</sup>Istanbul Technical University National Center for High Performance Computing



#### Comparison Categories

- Thread Size (Lyon 4096x4096)
- Image Size (Lena, with 32 threads)




#### Loop Schedulers

- OPENMP\_STATIC
  - divides loop into chunks, distribute in cycle order
- OPENMP\_DYNAMIC
  - no order in chunk distribution
- OPENMP GUIDED
  - the size of the chunks decreases
- OPENMP AUTO
- OPENMP\_STATIC\_CHUNKED
- OPENMP\_DYNAMIC\_CHUNKED
- OPENMP\_GUIDED\_CHUNKED






#### **Histogram Creation**


















10

1



#### SERIAL 100 — TBB milli Seconds — STANDARD OPENMP\_STATIC OPENMP\_GUIDED OPENMP\_AUTO OPENMP\_STATIC\_CHUNKED OPENMP\_DYNAMIC\_CHUNKED OPENMP\_GUIDED\_CHUNKED

Threads


32

40

**New Image Generation** 





























# Histogram Equalization Implementation on FPGA

#### Histogram Calculation and Histogram Equalization in FPGA



$$\begin{aligned} &\operatorname{hist} \Big[ \operatorname{image}[y][x] \Big] = \operatorname{hist} \big[ \operatorname{image}[y][x] \Big] + 1; \\ &\operatorname{hist} \Big[ \operatorname{image}[y][x+1] \Big] = \operatorname{hist} \Big[ \operatorname{image}[y][x+1] \Big] + 1; \\ &\operatorname{hist} \Big[ \operatorname{image}[y][x+2] \Big] = \operatorname{hist} \Big[ \operatorname{image}[y][x+2] \Big] + 1; \end{aligned}$$

$$\operatorname{hist}\!\!\left[\operatorname{image}\!\left[\mathbf{y}\right]\!\!\left[\mathbf{x}+3\right]\right]\!=\operatorname{hist}\!\!\left[\operatorname{image}\!\left[\mathbf{y}\right]\!\!\left[\mathbf{x}+3\right]\right]\!+1;$$


$$image[y][x] = \frac{CDF[image[y][x]] - CDF_{min}}{width*height - 1}*(256-1)$$

$$image[y][x+1] = \frac{CDF[image[y][x+1]] - CDF_{min}}{width*height - 1}*(256-1)$$

. . .

$$image[y][x+15] = \frac{CDF[image[y][x+15]] - CDF_{min}}{width*height - 1}*(256-1)$$

#### **Calculation of histogram values**




• Histogram values are increased for each existing pixel values.

Width = 512, Height = 512

#### **Histogram Equalization Step**

• It shows writing 16 pixels in each clock as parallel.







CDFs for each pixel value is calculated as in the following way:


$$CDF[counter] = CDF[counter - 1] + hist[counter]$$

- This step of the algorithm is implemented in a sequential way.
- Since we have at most 256 calculations to complete this step and the following step, it does not take too much time to complete.

#### Finding Non-Zero CDF



- To find the first non-zero CDF, we implement a sequential approach as in CDF calculation.
- We can also implement more parallelized versions for this step as described below.
- However, the performance increase of parallelizing this step can be ignored since we will just scan 256 values at maximum, I implement this step in a sequential way.



#### Design Specifications

THE OF THE OF THE PROPERTY OF

- In the experiments, VCS-1 board provided by Sundance Technology is used.
- In this board, there is a Zynq UltraScale+
   MPSoC circuitry. There are also multiple peripherals
   to be used with additional sensors for robotic
   applications.
- Clock rate is configured as 50MHz.
- Lenna's image which has 512\*512 pixels is trained in this experiment.
- There are 2 \* 512 MB DDR4 SDRAM memories in Zynq US+ MPSoC which operates in range [800,1600] MHz.





#### **PERFORMANCE RESULTS**



#### HARDWARE DESIGN SPECIFICATIONS

PERFORMANCE(msec)

10.49

5.36

2.72

- Histogram calculation -> 4 pixels in each clock
- CDF\_min -> sequential (Calculating 1 pixel value in each clock)
- CDF calculations -> sequential
- Histogram equalization -> 4 pixels in each clock
- Histogram calculation -> 8 pixels in each clock
- CDF\_min -> sequential (Calculating 1 pixel value in each clock)
- CDF calculations -> sequential
- Histogram equalization -> 8 pixels in each clock
- Histogram calculation -> 16 pixels in each clock
- CDF\_min -> sequential (Calculating 1 pixel value in each clock)
- CDF calculations -> sequential
  Histogram equalization -> 16 pixels in each clock
- Histogram calculation -> 32 pixels in each clock
- CDF\_min -> sequential (Calculating 1 pixel value in each clock)
- CDF calculations -> sequential
- Histogram equalization -> 32 pixels in each clock

1.39



#### Power Measurement

- LynSyn Lite is a device used to measure the power consumption of the embedded application running on the host machine with the help of either JTAG or USB-Micro cables.
- One can profile any application by specifying profiling criteria such as adding breakpoints to the code and, see the results via the viewing GUI shared in the github repository.
- Sundance Multiprocessor is also one of the vendors of this device integrated with the VCS-1 integrated device.





https://github.com/EECS-NTNU/lynsyn-host-software/wiki/Lynsyn-Lite






#### Power Measurement Results







The algorithm consumes **2.047 watt/sec** power at average.

#### Performance and Power Consumption Results on FPGA

- As a result, Histogram Equalization algorithm with
  - Histogram calculation of 4 pixels in each clock,
  - Finding Non-zero CDF in a sequential way,
  - Calculating CDF values for each pixel values in a sequential way,
  - Calculating equalized histogram values as 4 pixels in each clock

takes 10.49 milliseconds without including reading/writing from memory.

• Also, the algorithm consumes **2.047 watt/sec power** which is equal to **2.047 joule/sec** energy consumption.



Thank you for your kind attention.