



**EE445 COMPUTER ARCHITECTURE I
HOMEWORK 2**

**DUE DATE
01.12.2019
23:59**

In this homework, you are going to implement Mano's basic computer which you have covered in the lectures. The ISA of this basic computer is given in Appendix A. You are expected to write a behavioral model for this architecture in Verilog.

What to do

- a) Read the ISA given in Appendix A and the list of microoperations in Appendix B.
- b) Write a Verilog code in behavioral model to implement the basic computer.
- c) Write a sample test program in assembly and also translate it into machine code.
- d) Provide this test program as input to the basic computer you have implemented and compare its outputs with the expected machine codes.

What to submit

1. Your Verilog source code developed in part (b).
2. The testbench file of part (d).
3. A text file containing your assembly and translated machine codes developed in part (c) and simulation results that you have obtained in part (d).

Appendices

- A. ISA
- B. List of Microoperations

APPENDIX A: ISA

| Symbol | Hex Code | | Description |
|---------------|-----------------|--------------|------------------------------------|
| | I = 0 | I = 1 | |
| AND | 0xxx | 8xxx | AND memory word to AC |
| ADD | 1xxx | 9xxx | Add memory word to AC |
| LDA | 2xxx | Axxx | Load AC from memory |
| STA | 3xxx | Bxxx | Store content of AC into memory |
| BUN | 4xxx | Cxxx | Branch unconditionally |
| BSA | 5xxx | Dxxx | Branch and save return address |
| ISZ | 6xxx | Exxx | Increment and skip if zero |
| CLA | 7800 | | Clear AC |
| CLE | 7400 | | Clear E |
| CMA | 7200 | | Complement AC |
| CME | 7100 | | Complement E |
| CIR | 7080 | | Circulate right AC and E |
| CIL | 7040 | | Circulate left AC and E |
| INC | 7020 | | Increment AC |
| SPA | 7010 | | Skip next instr. if AC is positive |
| SNA | 7008 | | Skip next instr. if AC is negative |
| SZA | 7004 | | Skip next instr. if AC is zero |
| SZE | 7002 | | Skip next instr. if E is zero |
| HLT | 7001 | | Halt computer |
| INP | | F800 | Input character to AC |
| OUT | | F400 | Output character from AC |
| SKI | | F200 | Skip on input flag |
| SKO | | F100 | Skip on output flag |
| ION | | F080 | Interrupt on |
| IOF | | F040 | Interrupt off |

APPENDIX B: List of Microoperations

| | | |
|--------------------|---------------------------------|---|
| Fetch | $R'T_0:$ | $AR \leftarrow PC$ |
| | $R'T_1:$ | $IR \leftarrow M[AR], PC \leftarrow PC + 1$ |
| Decode | $R'T_2:$ | $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12 \sim 14),$ $AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$ |
| Indirect | $D_7'IT_3:$ | $AR \leftarrow M[AR]$ |
| Interrupt | $T_0'T_1'T_2'(IEN)(FGI + FGO):$ | $IRQ \leftarrow 1$ |
| | $IRQ T_0:$ | $AR \leftarrow 0, TR \leftarrow PC$ |
| | $IRQ T_1:$ | $M[AR] \leftarrow TR, PC \leftarrow 0$ |
| | $IRQ T_2:$ | $PC \leftarrow PC + 1, IEN \leftarrow 0, IRQ \leftarrow 0, SC \leftarrow 0$ |
| Memory-Reference | | |
| AND | $D_0T_4:$ | $DR \leftarrow M[AR]$ |
| | $D_0T_5:$ | $AC \leftarrow AC \wedge DR, SC \leftarrow 0$ |
| ADD | $D_1T_4:$ | $DR \leftarrow M[AR]$ |
| | $D_1T_5:$ | $AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$ |
| LDA | $D_2T_4:$ | $DR \leftarrow M[AR]$ |
| | $D_2T_5:$ | $AC \leftarrow DR, SC \leftarrow 0$ |
| STA | $D_3T_4:$ | $M[AR] \leftarrow AC, SC \leftarrow 0$ |
| BUN | $D_4T_4:$ | $PC \leftarrow AR, SC \leftarrow 0$ |
| BSA | $D_5T_4:$ | $M[AR] \leftarrow PC, AR \leftarrow AR + 1$ |
| | $D_5T_5:$ | $PC \leftarrow AR, SC \leftarrow 0$ |
| ISZ | $D_6T_4:$ | $DR \leftarrow M[AR]$ |
| | $D_6T_5:$ | $DR \leftarrow DR + 1$ |
| | $D_6T_6:$ | $M[AR] \leftarrow DR, \text{ if } (DR=0) \text{ then } (PC \leftarrow PC + 1),$ $SC \leftarrow 0$ |
| Register-Reference | | |
| | $D_7IT_3 = r$ | (Common to all register-reference instr) |
| | $IR(i) = B_i$ | ($i = 0, 1, 2, \dots, 11$) |
| | $r:$ | $SC \leftarrow 0$ |
| CLA | $rB_{11}:$ | $AC \leftarrow 0$ |
| CLE | $rB_{10}:$ | $E \leftarrow 0$ |
| CMA | $rB_9:$ | $AC \leftarrow AC'$ |
| CME | $rB_8:$ | $E \leftarrow E'$ |
| CIR | $rB_7:$ | $AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$ |
| CIL | $rB_6:$ | $AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$ |
| INC | $rB_5:$ | $AC \leftarrow AC + 1$ |
| SPA | $rB_4:$ | If $(AC(15)=0)$ then $(PC \leftarrow PC + 1)$ |
| SNA | $rB_3:$ | If $(AC(15)=1)$ then $(PC \leftarrow PC + 1)$ |
| SZA | $rB_2:$ | If $(AC = 0)$ then $(PC \leftarrow PC + 1)$ |
| SZE | $rB_1:$ | If $(E=0)$ then $(PC \leftarrow PC + 1)$ |
| HLT | $rB_0:$ | $S \leftarrow 0$ |
| Input-Output | | |
| | $D_7IT_3 = p$ | (Common to all input-output instructions) |
| | $IR(i) = B_i$ | ($i = 6, 7, 8, 9, 10, 11$) |
| | $p:$ | $SC \leftarrow 0$ |
| INP | $pB_{11}:$ | $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ |
| OUT | $pB_{10}:$ | $OUTR \leftarrow AC(0-7), FGO \leftarrow 0$ |
| SKI | $pB_9:$ | If $(FGI=1)$ then $(PC \leftarrow PC + 1)$ |
| SKO | $pB_8:$ | If $(FGO=1)$ then $(PC \leftarrow PC + 1)$ |
| ION | $pB_7:$ | $IEN \leftarrow 1$ |
| IOF | $pB_6:$ | $IEN \leftarrow 0$ |