An efficient implementation of the Viterbi decoding algorithm in Verilog
-
Updated
Mar 15, 2024 - Verilog
#
viterbi-algorithm
Here are 3 public repositories matching this topic...
Verilog implementation of the Viterbi decoding algorithm. This decoder is designed for efficient error correction in digital communication systems. This includes Branch Metric Unit, Path Metric Unit, Add-Compare-Select Unit and Traceback Unit.
-
Updated
Sep 12, 2025 - Verilog
VLSI Design Project: Viterbi Decoder
-
Updated
Dec 4, 2025 - Verilog
Improve this page
Add a description, image, and links to the viterbi-algorithm topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the viterbi-algorithm topic, visit your repo's landing page and select "manage topics."