
Vector Regfile
Vector Regfile
Cache L1D
TLB L2D
Cache L2
FPU
FPU
Integer Regfile
LSU
Interconnections
Tags L2
Scheduler
Scheduler
ALU
Cache L1 BTB
Predictor
Scheduler
Cache L2
FPU
FPU
Microcode ROM
Decoder
ROB
Cache L2 BTB
Vector Regfile
Vector Regfile
Microcode Cache
Cache L1I
TLB L2I
Chip Pervasive Logic