

Parallel Sorting Algorithms

TDDD56 Lecture 6/7

Christoph Kessler

PELAB / IDA Linköping university Sweden

2013

TDDD56 Outline



Lecture 1: Multicore Architecture Concepts

Lecture 2: Parallel programming with threads and tasks

Lecture 3: Shared memory architecture concepts

Lecture 4: Non-blocking Synchronization

Lecture 5/6: Design and analysis of parallel algorithms

Lecture 6/7: Parallel Sorting Algorithms

Lecture 8: Loop parallelization and optimization

2

Motivation



- Sorting is one of the most important subroutines
- Large data sets, little computation, mainly control and data movement
- Design of scalable parallel sorting algorithms is not straightforward
 - As opposed to many numerical kernel problems
- Parallel sorting algorithms heavily investigated since 40+ years
- Many parallel sorting algorithms known today
- Consider **3 representatives**, here for shared-memory:
 - Parallel Quicksort + variants
 - Bitonic Sort
 - Parallel Mergesort
 - All based on parallel divide-and-conquer principle

AGINAGE UNIVERSE

Simple Parallel Quicksort

Recall: Sequential Quicksort



- Algorithmic design pattern: Divide-and-Conquer
- void quicksort (int a[n])

```
{
// divide phase:
    choose pivot a[i] for some i in 0...n-1;
// partition array a into a_{low}, a_{high}:
a_{low} = \{ a[j] \text{ with } a[j] <= a[i] \};
a_{high} = \{ a[j] \text{ with } a[j] >= a[i] \};
// recursive calls:
    quicksort (a_{low});
    quicksort (a_{high});
// combine phase:
    a = concat (a_{low}, a_{high});

Concatenate subsolutions
```

Time complexity: $O(n \log n)$ on average, $O(n^2)$ worst-case

Remarks on Pivot choice





- First or last element in subsequence???
 - → Worst-case time with pre-sorted data
- Pivot chosen randomly...
 - → still not unlikely to generate unbalanced subproblems
- Better: draw random sample e.g. of size O(sqrt(n)) and choose pivot as the median of these
 - → improves balance of a_{low} to a_{high}
- Pivot randomly attached to one of the two partitions
 - Randomly to avoid continued disbalance,
 - Attachment avoids separate treatment, e.g. in concat


■ In-place partitioning (reordering) • See your algorithms course or textbook for proof of correctness left = 0; right = n-1; do { while (a[left] < a[i]) left++; while (a[right] > a[i]) right--; exchange (a[left++], a[right--]); } while (left < right); © Avoids separate arrays for a_{low}, a_{high}


Pointers suffice, concat implicit


© Cache friendly (why?)


















Parallel Sample Sort, Analysis




- Sequential sorting of the p-1 pivots: time $O(p \log p)$
- Parallel (p-1)-way-partitioning in time O ((n/p) * log p) because of binary search in the sorted Pivots array
- Simultaneous sequential sorting of p lists L_j in time O (n/p * log(n/p))
- Total: parallel time O((n/p + p) * log(n/p + p))
 - time-optimal for p in O(n/p), i.e. p in O(sqrt(n)).
- Advantages:
 - no recursive calls
 - can also be used on message-passing machines (one all-to-all communication)
- Disadvantage: not in-place, sists Lii need separate array



Fully Parallel Quicksort





Fully Parallel Quicksort with Fetch&Inc, Remarks

- Could utilize up to n processors in parallel on each level, then have O(n/p) i.e. constant time per level \odot
 - **IF** the hardware implementation does **not serialize** all Fetch&Inc ops! ▶ p concurrent calls to Fetch&Inc done per level
 - Not a realistic assumption for large p
 - Requires a Combining CRCW PRAM (i.e., a very strong shared memory interface)
 - Only few parallel systems (such as SBPRAM) support this.
- Only applicable if the hardware provides atomic fetch-and-inc
 - Software implementation of f&i with mutex lock would serialize anyway
- Alternative to hardware Fetch&Inc:

Implement scalable parallel Fetch&Inc over *p* processors in software with Parallel Prefix Sums (see Lecture 6)


• Adds factor $\log p$ to the time complexity: $O(n/p \log n \log p)$, i.e., expected parallel time O($(\log n)^2$) with n processors




Bitonic Sort

Bitonic Sort







A sequence of numbers $a=(a_1,...,a_n)$ is called *bitonic* if either there is a k in $\{1,..,n\}$ such that $a_1 \le ... \le a_k \ge ... \ge a_n$ or the sequence can be rotated to that form

Example for Bitonic Sort




a= (4, 1, 2, 7, 6, 5) is a bitonic sequence (could be rotated left to 1, 2, 7, 6, 5, 4)

k=3, $a_3=7$ is largest element, 1, 2, 7 is ascending part, 6, 5, 4 is descending part

■ 4, 1, 7, 6, 5, 2 is not a bitonic sequence (cannot be rotated to have a unique "peak") 1, 7, 6, 5, 2, 4 7, 6, 5, 2, 4, 1 6, 5, 2, 4, 1, 7 5, 2, 4, 1, 7, 6 2, 4, 1, 7, 6, 5


Bitonic Sort (cont.)





- A sequence of numbers $a=(a_1,...,a_n)$ is called *bitonic* if either there is a k in $\{1,...,n\}$ such that $a_1 \le ... \le a_k \ge ... \ge a_n$ or the sequence can be rotated to that form
- **Lemma** (Batcher, 1968): If a is bitonic, then

 $a' = \min(a_1, a_{n/2+1}), \dots, \min(a_{n/2}, a_n)$ $a'' = \max(a_1, a_{n/2+1}), \dots, \max(a_{n/2}, a_n)$ are both bitonic and $max(a') \le min(a'')$



Kind of divide step for bitonic sequences

Proof not shown here, see e.g. Cormen et al.


Example for Bitonic Sort





a= (4, 1, 2, 7, 6, 5) is a bitonic sequence (could be rotated left to 1, 2, 7, 6, 5, 4)


k=3, $a_3=7$ is largest element, 1, 2, 7 is ascending part, 6, 5, 4 is descending part


- 4, 1, 7, 6, 5, 2 is not a bitonic sequence (cannot be rotated to have a unique "peak") 1, 7, 6, 5, 2, 4 7, 6, 5, 2, 4, 1 6, 5, 2, 4, 1, 7 5, 2, 4, 1, 7, 6 2, 4, 1, 7, 6, 5
- Batcher's lemma for a = (4, 1, 2, 7, 6, 5) from above: a' = min(4,7), min(1,6), min(2,5) = 4, 1, 2 is bitonic a'' = max(4,7), max(1,6), max(2,5) = 7, 6, 5 is bitonic


















Remarks on Bitonic Sort



- Bitonic Sort is a *sorting network*, designed as massively parallel hardware algorithm (comparator network) from the beginning
- Bitonic Sort is an *oblivious algorithm*, i.e., control flow only depends on input *size*, not on input *contents*
 - Stable, well predictable performance, good for realtime computing
- Add granularity control:
 - Stop BitonicSort recursion at problem size n/p and sort sequentially instead

32




Mergesort (1)





- Known from sequential algorithm design
- **Merge**: take two <u>sorted</u> blocks of length *k* and combine into one sorted block of length 2*k*


- Sequential time: O(k)
- Can also be formulated for in-place merging (copy back)





```
Sequential Mergesort
                                                     Time: O(n log n)
 void SeqMergesort ( int *array, int n ) // in place
   if (n==1) return;
                                           Split array (trivial, calculate n/2)
   // divide and conquer:
   SeqMergesort (array, n/2);
   SeqMergesort (array + n/2, n-n/2);
                                          SeqMergesort
                                                          SeqMergesort
   // now the subarrays are sorted
   SeqMerge (array, n/2, n-n/2);
                                                    SeqMerge
 void SeqMerge (int array, int n1, int n2) // sequential merge in place
   ... ordinary 2-to-1 merge in O(n1+n2) steps ...
                                   36
```


















Summary – Parallel Sorting



- We considered a few common parallel sorting algorithms
 - Simple Parallel Quicksort
 - Parallel Samplesort
 - Fully Parallel Quicksort with Fetch&Inc / with ParallelPrefixSums
 - Bitonic Sort
 - Simple Parallel Mergesort
 - Fully Parallel Mergesort
- Many more exist:
 - e.g. parallel rank sort, parallel radix sort, ...
- There exist time-optimal (O(log *n*)) parallel sorting algorithms for *n* processors, but these are very complex
 - AKS-network (1981), Cole's pipelined parallel mergesort (1988)
- Algorithm engineering necessary to adapt textbook algorithms to perform efficiently on real parallel systems
 - Example: use SIMD hardware, run on GPUs, on distributed memory, on special network topologies, ...





Questions?

Further Reading



- J. Keller, C. Kessler, J. Träff: *Practical PRAM Programming.*Wiley Interscience, New York, 2001.
- J. JaJa: *An introduction to parallel algorithms.* Addison-Wesley, 1992.
- D. Cormen, C. Leiserson, R. Rivest: *Introduction to Algorithms*, Chapter 30. MIT press, 1989.
- H. Jordan, G. Alaghband: Fundamentals of Parallel Processing. Prentice Hall, 2003.
- W. Hillis, G. Steele: Data parallel algorithms. Comm. ACM
 29(12), Dec. 1986. Link on course homepage.
- Fork compiler with PRAM simulator and system tools http://www.ida.liu.se/chrke/fork (for Solaris and Linux)

7

Acknowledgements



■ Some material courtesy of Jörg Keller, FernUniv. Hagen

48