

Multicore Architecture Concepts

TDDD56 Lecture 1

Christoph Kessler

PELAB / IDA Linköping university Sweden

2014

Outline



Lecture 1: The Multicore Challenge

- Why Multicore? Why Now? Architectural trends
- Implications for programming
- Lecture 2: Parallel programming with threads and tasks
- Lecture 3: Shared-memory parallel architecture concepts
- Lecture 4: Non-blocking synchronization
- Lecture 5: Design and analysis of parallel algorithms

...

Technical Reasons for Multithreading



Single-thread performance is limited by

- ILP Wall
 - not enough instruction-level parallelism to keep the CPU busy
- Memory Wall
 - gap between CPU and memory speed
- Power Wall
 - higher clock rate → more power, heat problems

The ILP Wall

- Instruction Level Parallelism
 - Multiple functional units
 - Pipelining
 - progr./compiler-managed: VLIW, clustered VLIW, DSP
 - hardware-managed: Superscalarpower + area overhead
- ILP in applications is limited
 - typ. <= 3...4 instructions issued concurrently
 - control and data dependences in applications
- Solution: Multithread the application and the processor
 - Hardware Multithreading, SMT / Hyperthreading
 - But increases pressure on memory bandwidth

Hardware Multithreading Superscalar Tunctional units In thread 2 threads Fine multithreading multithreading Fine multithreading

SIMD



- single thread of control flow
- restricted form of data parallelism
 apply the same primitive operation (a single instruction) in parallel to multiple data elements stored contiguously


SIMD unit


- SIMD units use long "vector registers"
 each holding multiple data elements
- Common today
 - MMX, SSE, SSE2, SSE3,...
 - Altivec, VMX, SPU, ...
- Performance boost for operations on shorter data types
- Area- and energy-efficient
- Code to be rewritten (SIMDized) by programmer or compiler
- Does not help (much) for memory bandwidth

The Memory Wall




- Performance gap CPU Memory
- Memory hierarchy
- Increasing cache sizes shows diminishing returns
 - · Costs power and chip area
 - GPUs spend the area instead on many simple cores with little memory
 - Relies on good data locality in the application
- What if there is no / little data locality?
 - Irregular applications,
 e.g. sorting, searching, optimization...
- Solution: Spread out / overlap memory access delay
 - Programmer/Compiler: Prefetching, on-chip pipelining, SW-managed on-chip buffers
 - Generally: Hardware multithreading, again!





- Moore's Law since 1965 #transistors/mm² doubles every 18..24 months
- Dennard 1974:
 - With decreasing transistor size,
 power density (Watt / mm²) remains constant
 - Due to linear reduction in both voltage and current
 - ullet Halving transistor size ullet power density decreased by 4x



The Power Issue



- Power = Static (leakage) power + Dynamic (switching) power
- Dynamic power ~ Voltage² * Clock frequency where Clock frequency approx. ~ voltage
 - → Dynamic power ~ Frequency³
- Total power ~ #processors

Processor architecture	#cores		Fre- quency			Power efficien- cy [Gflops/W]
Classical superscalar	1x	1x	1x	1x	1x	1x
"Faster" superscalar	1x	1.5x	1.5x	1.5x	3.3x	0.45x
Multi-core	2x	0.75x	0.75x	1.5x	0.8x	1.88x
						Source 2 Dongarya, 2000


→ Preferable to use multiple slower processors than one superfast processor


... PROVIDED THAT the application can be parallelized efficiently!

Moore's Law vs. Clock Frequency

#Transistors / mm² still growing exponentially according to Moore's Law

Clock speed flattening out





Solution: Multicore + Multithreading



- Single-thread performance does not improve any more
 - ILP wall
 - Memory wall
 - Power wall
- but we can put more cores on a chip
 - And hardware-multithread the cores to hide memory latency
 - All major chip manufacturers produce multicore CPUs today

Multicores are everywhere



Status ~2012:

- Dual-core commonplace in laptops
- Quad-core in desktops
- Dual quad-core or more in servers

. . .

- All major chip manufacturers produce multicore CPUs
- Dozens and hundreds of cores in current GPUs

16

Main features of a multicore system



- There are multiple computational cores on the same chip.
- The cores might have (small) private <u>on-chip memory</u> <u>modules</u> and/or access to on-chip memory shared by several cores.
- The cores have access to a common off-chip main memory
- There is a way by which these cores <u>communicate</u> with each other and/or with the environment.


Standard CPU Multicore Designs



- Standard desktop/server CPUs have a few cores
 with shared off ship main mamon.
- with shared off-chip main memory


groups of cores


- On-chip cache (typ., 2 levels)
 - L1-cache mostly core-private
 L2-cache often shared by





- Memory access interface shared by all or groups of cores
- Caching → multiple copies of the same data item
- Writing to one copy (only) causes inconsistency
- Shared memory coherence mechanism to enforce automatic updating or invalidation of all copies around
 - → More about shared-memory architecture, caches, data locality, consistency issues and coherence protocols in Lecture 3


17

















































Key concept: Master-slave parallelism, offloading ■ General-purpose CPU (master) processor controls execution of slave processors by submitting tasks to them and transfering operand data to the slaves' local memory → Master offloads computation to the slaves ■ Slaves often optimized for heavy throughput computing ● Master could do something else while waiting for the result, or switch to a power-saving mode ■ Master and slave cores might reside on the same chip (e.g., Cell/B.E.) or on different chips (e.g., most GPU-based systems today) ■ Slaves might have access to off-chip main memory (e.g., Cell) or not (e.g., today's GPUs)

Heterogeneous / Hybrid Multi-/Manycore





The Multicore Challenge



- Multi-/Many-Core is upon us
 - Single-thread performance stagnating
 - Dozens, hundreds of cores
 - Heterogeneous
- Utilizing more than one CPU core requires thread-level parallelism
- One of the biggest future software challenges: exploiting parallelism
 - · Every programmer will eventually have to deal with it
 - All application areas, not only traditional HPC
 - → General-purpose, graphics, games, embedded, DSP
 - Affects HW/SW system architecture, programming languages, algorithms, data structures ...
 - Parallel programming is more error-prone (deadlocks, races, further sources of inefficiencies)
 - And thus more expensive and time-consuming

Can't the compiler fix it for us?



- Automatic parallelization?
 - at compile time:
 - Requires static analysis not effective for pointer-based languages
 - needs programmer hints / rewriting ...
 - ok for few benign special cases:
 - (Fortran) loop SIMDization,
 - extraction of instruction-level parallelism, ...
 - at run time (e.g. speculative multithreading)
 - not scalable
- More about parallelizing compilers in Lecture 8

And worse yet,



- A lot of variations/choices in hardware
 - Many will have performance implications
 - No standard parallel programming model
 - portability issue
- Understanding the hardware will make it easier to make programs get high performance
 - Performance-aware programming gets more important also for single-threaded code
 - Adaptation leads to portability issue again
- How to write future-proof parallel programs?

41

The Multicore Challenge (cont.)



■ Bad news 1:

Many programmers (also less skilled ones) need to use parallel programming in the future

Bad news 2:


There will be no single uniform parallel programming model as we were used to in the old sequential times

→ Several competing general-purpose and domain-specific languages and their concepts will co-exist



42

What we learned in the past... Sequential von-Neumann model programming, algorithms, data structures, complexity Sequential / few-threaded languages: C/C++, Java, ... not designed for exploiting massive parallelism time T(n) = O (n log n)



Which Programmers?



- Foreseen: 2 types of programmers
 - "Joe" programmers (Matlab, Java, Script, ...): domain experts, goal is programmer productivity
 - "Hero" programmers (C/C++): platform experts, goal is performance.

45

Some Statements about Multicore



- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"
 Paul Otellini, President, Intel (2005)
- "Multicore: This is the one which will have the biggest impact on us. We have never had a problem to solve like this. A breakthrough is needed in how applications are done on multicore devices."
 - Bill Gates, Microsoft
- "When we start talking about parallelism and ease of use of truly parallel computers, we're talking about a problem that's as hard as any that computer science has faced. ... I would be panicked if I were in industry."
 - John Hennessy, President of Stanford University

DIVINGS UNTIVE

Questions?