


## Pipeline Shell

### Interrupt handling



Cycle 0



Cycle 1



Cycle 2



Cycle 2

### Pipeline

IF

ID

EX

WB

### External CSR

mie

mstatus

priv\_lvl

mcause

...

...

## ISS

### CSR


mie

mstatus.mie

debug\_mode

priv\_lvl

### iss\_intr(irq)



Take interrupt?

Yes

Change PC to  
interrupt handler

mstatus.mie = 0  
mepc = pc  
priv\_lvl = M  
mcause = cause

### iss\_step()

Fetch next PC

Execute  
instruction

