


Pipeline Shell

Interrupt handling


Cycle 0




Cycle 1



Cycle 2



Cycle 2



Pipeline

IF

ID

EX

WB

External CSR

mie

mstatus

priv_lvl

mcause

...

...

ISS

CSR


mie

mstatus.mie

debug_mode

priv_lvl

iss_intr(irq)



Take interrupt?

Yes

Change PC to
interrupt handler

mstatus.mie = 0
mepc = pc
priv_lvl = M
mcause = cause

iss_step()

Fetch next PC

Execute
instruction

