

MOSFET


OptiMOS[™]3 Power-Transistor, 30 V


Features

- Fast switching MOSFET for SMPS
 Optimized technology for DC/DC converters
 Qualified according to JEDEC¹⁾ for target applications
 N-channel, logic level
- Excellent gate charge x R_{DS(on)} product (FOM)
- Very low on-resistance R_{DS(on)}
- Avalanche rated
- Pb-free plating
- Halogen-free according to IEC61249-2-21
- Avalanche rated
- · Pb-free plating; RoHS compliant

Table 1 **Kev Performance Parameters**

Parameter	Value	Unit
V_{DS}	30	V
R _{DS(on),max}	6	mΩ
I _D	50	A











Type / Ordering Code	Package	Marking	Related Links
IPD060N03L G	PG-TO252-3	060N03L	-

OptiMOS[™]3 Power-Transistor, 30 V



Table of Contents

Description	1
Maximum ratings	3
Thermal characteristics	3
Electrical characteristics	4
Electrical characteristics diagrams	6
Package Outlines	0
Revision History	1
Trademarks 1	1
Disclaimer	1

OptiMOS[™]3 Power-Transistor, 30 V IPD060N03L G



1 Maximum ratings at T_A =25 °C, unless otherwise specified

Table 2 Maximum ratings

Davamatar	Symbol		Value	S		N
Parameter		Min.	Тур.	Max.	Unit	Note / Test Condition
Continuous drain current	I _D	- - -	- - -	50 50 50 43	A	V _{GS} =10 V, T _C =25 °C V _{GS} =10 V, T _C =100 °C V _{GS} =4.5 V, T _C =25 °C V _{GS} =4.5 V, T _C =100 °C
Pulsed drain current ¹⁾	I _{D,pulse}	-	-	350	Α	T _C =25 °C
Avalanche current, single pulse ²⁾	I _{AS}	-	-	50	Α	T _C =25 °C
Avalanche energy, single pulse	E AS	-	-	60	mJ	$I_{\rm D}$ =20 A, $R_{\rm GS}$ =25 Ω
Reverse diode dv/dt	dv/dt	-	-	6	kV/µs	I_{D} =50 A, V_{DS} =24 V, d <i>i</i> /d <i>t</i> =200 A/ μ s, $T_{j,max}$ =175 °C
Gate source voltage	V _{GS}	-20	-	20	V	-
Power dissipation	P _{tot}	-		56	W	T _C =25 °C
Operating and storage temperature	T _j , T _{stg}	-55	-	175	°C	IEC climatic category; DIN IEC 68-1: 55/175/56

2 Thermal characteristics

Table 3 **Thermal characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
raiailletei	Symbol	Min.	Тур.	Max.	Ullit	Note / Test Condition
Thermal resistance, junction - case	R _{thJC}	-	-	2.7	K/W	-
SMD version, device on PCB, minimal footprint	R _{thJA}	-	-	75	K/W	-
SMD version, device on PCB, 6 cm² cooling area ³⁾	R _{thJA}	-	-	50	K/W	-

See figure 3 for more detailed information
 See figure 13 for more detailed information
 Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μm thick) copper area for drain connection. PCB is vertical in still air.

OptiMOS[™]3 Power-Transistor, 30 V IPD060N03L G



Electrical characteristics

at T_j=25 °C, unless otherwise specified

Static characteristics Table 4

Parameter	0		Values			
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Drain-source breakdown voltage	V _{(BR)DSS}	30	-	-	V	V _{GS} =0 V, I _D =1 mA
Gate threshold voltage	$V_{\rm GS(th)}$	1	-	2.2	V	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \ \mu {\rm A}$
Zero gate voltage drain current	I _{DSS}	-	0.1 10	1 100	μΑ	V _{DS} =30 V, V _{GS} =0 V, T _j =25 °C V _{DS} =30 V, V _{GS} =0 V, T _j =125 °C
Gate-source leakage current	I _{GSS}	-	10	100	nA	V _{GS} =20 V, V _{DS} =0 V
Drain-source on-state resistance ¹⁾	R _{DS(on)}	-	7.2 5	9	mΩ	V _{GS} =4.5 V, I _D =30 A V _{GS} =10 V, I _D =30 A
Gate resistance	R _G	-	1.4	-	Ω	-
Transconductance	g fs	34	67	-	S	$ V_{DS} > 2 I_D R_{DS(on)max}, I_D = 30 \text{ A}$

Table 5 **Dynamic characteristics**

Devementar	Complete	Values			11:4	Nata / Tant Candition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Input capacitance ²⁾	Ciss	-	1700	2300	pF	V _{GS} =0 V, V _{DS} =15 V, <i>f</i> =1 MHz
Output capacitance ²⁾	Coss	-	640	850	pF	V _{GS} =0 V, V _{DS} =15 V, f=1 MHz
Reverse transfer capacitance ²⁾	C _{rss}	-	35	52	pF	V _{GS} =0 V, V _{DS} =15 V, <i>f</i> =1 MHz
Turn-on delay time	$t_{\sf d(on)}$	-	5	-	ns	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G}$ =1.6 Ω
Rise time	t _r	-	3	-	ns	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G}$ =1.6 Ω
Turn-off delay time	$t_{\sf d(off)}$	-	20	-	ns	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G}$ =1.6 Ω
Fall time	t _f	-	3	-	ns	$V_{\rm DD}$ =15 V, $V_{\rm GS}$ =10 V, $I_{\rm D}$ =30 A, $R_{\rm G}$ =1.6 Ω

Gate charge characteristics³⁾ Table 6

Parameter	Or made at		Values			N 4 4 7 4 8 199
	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Gate to source charge	Q _{gs}	-	5.6	-	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge at threshold	$Q_{g(th)}$	-	2.8	-	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Gate to drain charge	$Q_{ m gd}$	-	2.5	-	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Switching charge	Q _{sw}	-	5.3	-	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total ²⁾	Qg	-	10.8	14.4	nC	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Gate plateau voltage	V _{plateau}	-	3.2	-	V	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V
Gate charge total ²⁾	Qg	-	22	30	-	$V_{\rm DD}$ =15 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 10 V
Gate charge total, sync. FET	Q _{g(sync)}	-	9.4	-	nC	V _{DS} =0.1 V, V _{GS} =0 to 4.5 V
Output charge	Qoss	-	17	-	-	V _{DD} =15 V, V _{GS} =0 V

 ¹⁾ Measured from drain tab to source pin
 ²⁾ Defined by design. Not subject to production test
 ³⁾ See "Gate charge waveforms" for parameter definition

OptiMOS[™]3 Power-Transistor, 30 V





Table 7 Reverse diode

Davamatav	Cumbal	Values			11	Note / Took Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note / Test Condition
Diode continuous forward current	Is	-	-	50	Α	<i>T</i> _C =25 °C
Diode pulse current	I _{S,pulse}	-	-	350	Α	T _C =25 °C
Diode forward voltage	V _{SD}	-	0.88	1.1	V	V _{GS} =0 V, I _F =30 A, T _j =25 °C
Reverse recovery charge ¹⁾	Qrr	-	-	10	nC	V _R =15 V, I _F =I _S , di _F /dt=400 A/μs





4 Electrical characteristics diagrams






























5 Package Outlines



ALL DIMENSIONS REFER TO JEDEC STANDARD TO-252 AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DIMENSION	MILLIM	ETERS				
DIMENSION	MIN.	MAX.				
Α	2.16	2.41				
A1	0.00	0.15				
b	0.64	0.89				
b2	0.65	1.15				
b3	4,95	5.50				
С	0.46	0.61				
c2	0.40	0.98				
D	5.97	6.22				
D1	5.02	5.84				
E	6.35	6.73				
E1	4.32	5.50				
е	2.29					
e1	4.57					
N	3					
Н	9.40 10.48					
L	1.18 1.78					
L3	0.89	1.27				
L4	0.51	1.02				




Figure 1 Outline PG-TO252-3, dimensions in mm

OptiMOS[™]3 Power-Transistor, 30 V





Revision History

IPD060N03L G

Revision: 2020-09-14, Rev. 2.2

Previous Revision

Torrida Novicion						
Revision	Date	Subjects (major changes since last revision)				
2.2	2020-09-14	Update POD				

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: erratum@infineon.com

Published by Infineon Technologies AG 81726 München, Germany © 2020 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.