

TFE4152 Design of Integrated Circuits

J. S. Bognæs T. Nordgård-Hansen

18th November 2019



Semester project: Design of the support circuit for a digital camera

Contents

1	Abstract	3
2	Introduction	3
3	Theory	4
	3.1 One digital pixel	4
	3.2 Leakage through transistors	5
	3.3 Conceptual workings of a camera controller	5
4	Analog design	6
	4.1 Analog system overview	6
	4.2 Transistor dimensions	7
	4.3 Values for capacitors	8
5	Digital design	9
6	Simulations	11
	6.1 Analog simulations	11
	6.2 Digital simulations	15
7	Discussion	17
8	Conclusion	17
9	References	18
Aı	ppendices	19
\mathbf{A}	Schematics	19
В	Spice code	22
\mathbf{C}	Verilog code	27

1 Abstract

This report describes a design of a 4 pixel digital camera. It includes an analog schematics for all the pixels as well as a digital design for the control unit. Coupled with a pulse shaper and the square root of the number of pixels ADCs this design can be adapted to an arbitrary quadratic digital camera.

The report concists of a summary of the necessary theory, a description of the design as well as simulations.

2 Introduction

There are several components that go into the process of creating a digital camera. Among them are the exposure circuits for each pixel, a system to read out the values in turn and a control system for the whole camera.

This project aims to give an extensive design example of these systems applied to a $2 \cdot 2$ pixel camera. It does not include any details on the manufacturing process, the analog to digital converters or the long term storage of the images, but focuses instead on the taking on the picture from user input to serialized voltage levels on an analog 2 bit bus.

The design was tested with AIM-Spice **AIMSpice** and Icarus verilog **icarusVL** as described in Section 6. For reference the analog design is shown as classic schematics in Appendix A and as SPICE net lists in Appendix B, the digital design is defined in SystemVerilog 2012 in Appendix C. In addition, all files related to the project are available on GitHub **githubProject**.

3 Theory

3.1 One digital pixel

Each pixel in the camera is constructed as shown in figure 1. The photo diodes detecting the actual light does, in many ways, act as a current source dependent on the light on it. When a picture is taken this current is let through the transistor M1 and used to charge the capacitor CS. This is effectively converting a current-driven signal into a voltage level, to take into account the effects we get by exposing over time. Before each picture is taken, the transistor M2 is opened to reset the voltage stored over CS.

It is important that M1 and M2 are not let on simultaneously for extended periods of time as this results in a short circuit from VDD to VSS through the photo diode PD1. While the photo diode limits the current, this still might lead to excessive power usage and subsequent heating issues over time.

Another important value is the value for the capacitance of CS, which needs to be scaled in such a way that we get the maximum dynamic range for the pixel given the exposure times of the camera. The stored current in the capacitor needs to reach peak or convergence exactly when the camera reaches maximum exposure time with maximum brightness on the photo diode.




Figure 1: Schematic of one pixel with readout circuit, figure from oppgave

The transistor M3 is used to convert the voltage stored over CS into a variable resistance between the nodes N3 and VSS for a nondestructive readout of the pixel. M1 should be closed whenever a picture is not being currently taken. The transistor M4 functions as a simple switch to isolate the pixel from OUT to free the wire when other pixels in the camera are using it.

3.2 Leakage through transistors

In this project we will assume that all voltage transient are so slow that no leakage current is present between gate and the other ports of any of the transistors, in the same way we assume there is no leakage currents through any of the capacitors.

As described in Analog integrated circuit design **AnalogBook** the current from drain to source $I_D \propto \frac{W}{L}$. This also makes sense from a geometric point of view.

In order to minimize the leakage current through a transistor that is shut off $\frac{W}{L}$ should be minimized. The transistors are therefore optimized with this in mind, this is especially important for M2, which cannot let the capacitor drain while not being erased intentionally.

3.3 Conceptual workings of a camera controller

As shown in figure 18 found in Appendix A, the behaviour of the pixels depend on several digital input signals, the job of the camera controller is therefore to trigger these in the desired order. The requirements to be met by the controller are the following:

- Pull the erase pin high except when exposing or reading the image
- Pull the expose pin high for an appropriate length of time as defined by the user
- Read out the values of all pixels in the correct order avoiding interference between different pixels connected to the same ADC.
- Enable the user to reset the whole system at any time. Though the image being taken might be lost the camera should function normally afterwards.

4 Analog design

When designing the analog circuitry the topology as well as the technological limitations for production needs to be taken into account. The analog circuitry therefore needs to be scaled for the use case and the trade-offs we are willing to make. The analog design is mainly for handling the current coming from the light sensor and converting it to a voltage signal to be used by the ADC's. This section focuses on the physical dimensions of the different components in the camera.

4.1 Analog system overview

Each single pixel is designed with the topology described in Section 3.1, a more detailed schematic is shown in figure 2.

The camera consists of four pixels arranged in a $2 \cdot 2$ matrix with one analog output for each column. A current source is connected to each output line made from the transistors MC1 and MC2 as well as the capacitors CC1 and CC2. This is done in order to create a stable readable output signal as demonstrated in Section 6.1.




Figure 2: Implementation of one pixel, figure also exist in Appendix A




Figure 3: Implementation of the analog part of the camera, figure also exist in Appendix A

4.2 Transistor dimensions

The most important property of the analog pixel is that the charge stored over CS remains unchanged while being read, the transistors M1 and M2 must therefore be tuned for minimal leakage current as described in Section 3.2. The transistors are limited by the technology used and must be in range: $0.3 \, \mu m < L < 1.080 \, \mu m$ and $1.080 \, \mu m < W < 5.040 \, \mu m$. This can be found in **oppgave**. The transistor M4 must be tuned in the same way to avoid any interference between P11 and P21 as well as between P12 and P22 during readout as shown in figure 3. Though the analog design assumes a perfect production line, it should work for typical transistors seeing as the main principles of the design would still work.

The choice of physical dimensions are showed in table 1.

Table 1: Physical values of transistors

Component	W[m]	L[m]
M1	1.08μ	1.08μ
M2	1.08μ	1.08μ
M3	3.00μ	0.67μ
M4	1.08μ	1.08μ
MC1	5.04μ	0.36μ
MC2	5.04μ	0.36μ

4.3 Values for capacitors

The capacitors will be scaled to have maximum dynamic range. We know that the exposure time will be between $2 \, ms$ and $30 \, ms$, and the capacitor should charge linearly until the exposure time is reached. If the capacitance is too low, the capacitor will be fully charged before the full exposure time has passed which is not ideal. This needs to be correct for at least one exposure time for all possible light levels described in **oppgave**. The capacitance for CS was manually tuned for maximum bandwidth in simulation, see Section 6.

The current source transistors MC1 and MC2 must be tuned for the quickest possible response of the current source, this is in order to get the fastest possible stable output when reading from a pixel. They are therefore tuned for maximum current throughput as explained in Section 3.2 and verified in Section 6.

Table 2: Capacitance of capacitors

Component	C[F]
CS	2.5pF
CC1	3.0pF
CC2	3.0pF

5 Digital design

The digital system as a whole consists of several parts, mainly the control block, the ADC's and the clock pulse generator. The clock pulse generator creates a clock signal at $1 \, KHz$, which is being used as a synchronizer clock signal for the control block. This project only deals with the control block.

The digital control system is designed as a finite state machine with the states illegal, idle, expose and readout as shown in figure 4. The logic connected to each state is as below.

• Illegal

- This state is mainly used for resets, it resets all peripherals and set the next state to idle.

• Idle

- This is the normal operating state, the machine always return to this state eventually.
- In this state exposure increase and exposure decrease are enabled, increase takes presidence over decrease.

• Expose

- The machine normally stays in this state until the exposure time has passed.
- Reset is the only working input.

• Readout

- The readout sequencer is started, the next state is set to idle afterwards.
- Reset is the only working input.

The main concern in the implementation of the hardware was maintainability since the project is meant as a proof of concept and not a production ready design. The hardware was implemented as shown in more detail in figure 5. The countdown logic for the exposure was divided into two parts, one 5-bit register to store a value between 2 and 30 as well as a countdown register to signal the end of the exposure period.

The readout cycle was also split out into its own sequencer independent of the rest of the machine.

The full logical description of the digital control system is given in SystemVerilog 2012 in Appendix C along with simple test benches for the various components. The design was heavily inspired by the FSM examples from **DigitalBook**.




Figure 4: FSM representation of the digital control system




Figure 5: Schematic of the digital design, figure also found in Appendix A

6 Simulations

6.1 Analog simulations

All simulations of the analog circuitry were done using the AimSpice SPICE backend **AIMSpice** along with the AIMPlot **aimplot** frontend. The resulting figures 6 through 11 display the same voltage signals plotted as a function of time. From top to bottom of the legend the signals are:

- The erase control input
- The expose control input
- The voltage stored over the capacitor CS in pixel 11
- The readout enable control input for row 1
- The readout enable control input for row 2
- The output of column 1
- The output of column 2

Aditional simulations can be done by the reader utilizing the SPICE code in Appendix B.

The camera was simulated as a whole with the spice code described in Appendix B, listing B. In order to show that the camera is working as intended simulations were performed with 750 pA current from the diodes and 2 ms exposure time as well as 50 pA diode current and 30 ms as shown in figure 6 and 7. This shows that the camera can handle both maximum and minimum lighting conditions without over or under exposure.

A more typical situation is shown in figure 8 with 400 pA diode current and 4 ms exposure.

The camera is still able to produce an overexposed image, as shown in figure 9. The user should therefore set the exposure to a sensible level and according to circumstances.

Both the need for the current amplifiers and the possibility of leakage through M1 or M2 were discussed in Section 4. In order to demonstrate these effects the camera was tested both without the current amplifiers and with a leaky transistor M2 as shown in figures 10 and 11.




Figure 6: Analog camera tested with 750 pA and 2 ms $\,$




Figure 7: Analog camera tested with $50~\mathrm{pA}$ and $30~\mathrm{ms}$




Figure 8: Analog camera tested with $400~\mathrm{pA}$ and $3~\mathrm{ms}$




Figure 9: Analog camera tested with 400 pA and 10 ms




Figure 10: Analog camera tested without current amplifiers




Figure 11: Analog camera tested with transistor M2 tuned for maximum leakage

6.2 Digital simulations

Each individual module of the digital design was tested with test benches written in SystemVerilog as shown in Appendix C. They were run using icarus-verilog icarusVL and the result visualized using GTKWave gtkwave. All waveform files are available from githubProject.

In figures 12 through 14 the color green was used for input, orange for internal state and red for output. Note that the clock signal is red for better contrast. In figures 15 and 16 the color blue is also introduced for internal signals of submodules.

Figure 12 shows the exposure counter, it demonstrates its minimum and maximum values of 2 and 30 being reached without errors.



Figure 12: Digital test of exposure time counter

Figure 13 shows the countdown register for the exposure time. Its internal state *data_int* is shown in orange to indicate that it is inaccessible from the outside, it is shown purely for informational purposes.

Note that the finished signal is triggered at $data_int \ge 1$ instead of $data_int \ge 0$, this is in order to trigger the transition to the readout state on the same clock cycle that the register reaches 0.




Figure 13: Digital test of exposure countown circuit

Figure 14 shows the readout sequencer, as with the countdown register the *step* signal is shown in orange to indicate that it is an internal inaccessible state.




Figure 14: Digital test of readout sequencer

The camera control test-bench was to long to show on one page, its output is therefore split between figure 15 and 16. Note that the orange signals does not indicate internal states, color is instead used purely for contrast between signals for easy reading.



Figure 15: Digital test of the control circuitry part 1



Figure 16: Digital test of the control circuitry part 2

7 Discussion

The results from the simulations shown in Section 6 show that the camera operates according to the desired behaviour described in Section 4 and 5.

It does however demonstrates a big weakness in that the amount of ADCs required scales with the square root of the number of pixels, a different design could easily yield either lower production cost or shorter time between pictures. Other than that future improvements to this particular project would probably focus on fine tuning and scaling.

Since the analog design in Appendix B is written modularly, a natural continuation of the project would be to enable color as well as increase the resolution. The project would also benefit from a more scalable and maintainable rewrite of the digital design in Appendix C.

The control block is also made in such a way that it could easily handle more pixels, as these could simply be put in parallel for more pixels to be added. By using the 2-bit register for state machine, we could also assign some action for the illegal state if need be.

Because the countdown register does not utilize its full range, it is also possible to increase the possible exposure times the user could access.

8 Conclusion

This project has shown that dividing the camera into separate analog and digital parts is a good and efficient way of developing a design. It has also been shown that a simple 4-pixel black and white camera can be implemented following this method.

The project has also developed many of the necessary buildingblocks for designing more complex digital cameras.

9 References

Appendices

A Schematics




Figure 17: Analog schematic of one pixel




Figure 18: Analog schematic of 4 pixels in a camera




Figure 19: Digital schematic of the camera control

B Spice code

Listing 1: Main simulation of analog pixels

- * A simulation of all four pixels
- .include parameters.cir
- .include components.cir

```
xPixel11 1 0 EXPOSE ERASE NRE_R1 OUT_C1 N211 pixel
```

xPixel22 1 0 EXPOSE ERASE NRE_R2 OUT_C2 N222 pixel

$$xcurrentAmp1 \ 1 \ 0 \ OUT_C1 \ currentamp$$

xcurrentAmp2 1 0 OUT_C2 currentamp

Listing 2: Components in the camera

- * A file with subcircuits for the camera
- .include models/p18_cmos_models.inc
- .include models/photo_diode.inc

. subckt pixel VDD GND EXPOSE ERASE NRE OUT N2

xphoto VDD N1 PhotoDiode

M1 N1 EXPOSE N2 GND NMOS W=M1W L=M1L

M2 N2 ERASE GND GND NMOS W=M2W L=M2L

CS N2 GND CSval

M3 N3 N2 GND VDD PMOS W=M3W L=M3L

M4 OUT NRE N3 VDD PMOS W=M4W L=M4L

.ends

. subckt currentamp VDD GND IO

MC VDD IO IO VDD PMOS W=MCW L=MCL CC IO GND CCval

.ends

Listing 3: Parameters for the camera

- * This file contains the parameters and standard components for all analog circuits in the project.
- * Include models
- * Test parameters
- .param Ipd_1 = 400p ! Photodiode current, range [50 pA, 750 pA]
- .param EXPOSURETIME = 3m ! Exposure time, range [2 ms, 30 ms]
- * Derived and fixed test parameters
- .param VDD = 1.8 ! Supply voltage
- .param TRF = $\{\text{EXPOSURETIME}/100\}$! Risetime and falltime of EXPOSURE and ERASE signals
- .param PW = {EXPOSURETIME} ! Pulsewidth of EXPOSURE and ERASE signals
- .param FS = 1k; ! Sampling clock frequency
- .param CLK_PERIOD = {1/FS} ! Sampling clock period
- PERIOD. param READ_TIME = {CLK_PERIOD}
- .param EXPOSE DLY = {CLK PERIOD} ! Delay for EXPOSE signal
- .param NRE_R1_DLY = $\{2*CLK_PERIOD + EXPOSURETIME\}$! Delay for NRE_R1 signal
- .param NRE_R2_DLY = {CLK_PERIOD + NRE_R1_DLY + READ_TIME} ! Delay for NRE_R2 signal
- .param ERASE_DLY = {CLK_PERIOD + NRE_R2_DLY + READ_TIME} ! Delay for ERASE signal
- .param PERIOD = {ERASE_DLY + EXPOSURETIME} ! Period for testbench sources
- * Permanent test sources

VDD 1 0 dc VDD

VEXPOSE EXPOSE 0 dc 0 pulse (0 VDD EXPOSE_DLY TRF TRF EXPOSURETIME PERIOD)

VERASE ERASE 0 dc 0 pulse (0 VDD ERASE DLY TRF TRF CLK PERIOD

```
PERIOD)
```

- VNRE_R1 NRE_R1 0 dc 0 pulse (VDD 0 NRE_R1_DLY TRF TRF READ_TIME PERIOD)
- VNRE_R2 NRE_R2 0 dc 0 pulse (VDD 0 NRE_R2_DLY TRF TRF READ_TIME PERIOD)
- * Parameters for photo cell, L [0.36, 1.08]u W [1.08, 5.04]u
- . param MIW = 1.08u
- . param M1L = 1.08u
- . param M2W = 1.08u
- . param M2L = 1.08u
- . param MW = 3u
- . param M3L = 0.67u
- . param M4W = 1.08u
- . param M4L = 1.08u
- . param MCW = 5.04 u
- . param MCL = 0.36u
- .param CSval = 2.5p
- .param CCval = 3p

Listing 4: MOSFET models part 1

- $.param proc_delta = 0.95$
- $.param vt_shift = 0.1$
- .include models/p18_model_card.inc

Listing 5: MOSFET models part 2

- * p18 model card
- .MODEL NMOS NMOS
- + VERSION = 3.1
- + LEVEL = 49 NOIMOD = 1 TNOM = 2.70E+01
- $+ TOX = '4.1E-9/proc_delta' XJ = 1.00E-07 NCH = 2.33E+17$
- $+ VTH0 = '0.36 + vt_shift' K1 = 5.84E-01 K2 = 4.14E-03$
- $+ K3 = 1.01E-03 \quad K3B = 2.20E+00 \quad W0 = 1.00E-07$
- + NLX = 1.81E-07 DVT0W = 0.00E+00 DVT1W = 0.00E+00
- + DVT2W = 0.00E+00 DVT0 = 1.73E+00 DVT1 = 4.38E-01
- + DVT2 = -3.70E-04~U0 = '260*proc_delta*proc_delta' UA = -1.38~E-09
- $+ UB = 2.26E-18 \quad UC = 5.46E-11 \quad VSAT = 1.03E+05$
- $+ A0 = 1.92E + 00 \quad AGS = 4.20E 01 \quad B0 = -1.52E 09$
- + B1 = -9.92E 08 KETA = -7.16E 03 A1 = 6.61E 04
- + A2 = 8.89E-01 RDSW = 1.12E+02 PRWG = 4.92E-01

```
+ PRWB = -2.02E-01 WR = 1.00E+00 WINT = 7.12E-09
+ LINT = 1.12E-08 XL = -2.00E-08 XW = -1.00E-08
+ DWG = -3.82E-09 DWB = 8.63E-09 VOFF = -8.82E-02
+ \text{ NFACTOR} = 2.30 \text{ E} + 00 \quad \text{CIT} = 0.00 \text{ E} + 00
                                     CDSC = 2.40E-04
+ CDSCD = 0.00E+00 CDSCB = 0.00E+00
                                     ETA0 = 3.13E - 03
+ ETAB = 1.00E+00 DSUB = 2.25E-02 PCLM = 7.20E-01
+ PDIBLC1 = 2.15E-01 PDIBLC2 = 2.23E-03 PDIBLCB = 1.00E-01
+ DROUT = 8.01E-01
                   PSCBE1 = 5.44E+08 \quad PSCBE2 = 1.00E-03
+ PVAG = 1.00E-12
                                      RSH = 6.78E + 00
                   DELTA = 1.00E-02
+ MOBMOD = 1.00E+00 PRT = 0.00E+00 UTE = -1.50E+00
+ KT1 = -1.10E-01 KT1L = 0.00E+00 KT2 = 2.19E-02
+ UA1 = 4.28E - 09
                 UB1 = -7.62E - 18 \ UC1 = -5.57E - 11
                 WL = 0.00E+00
                                 WLN = 1.00E+00
+ AT
     = 3.30E+04
+WW = 0.00E+00
                 WWN = 1.00E+00 \quad WWL = 0.00E+00
                 LLN = 1.00E+00 LW = 0.00E+00
+ LL = 0.00E+00
+ LWN = 1.00E+00 LWL = 0.00E+00 CAPMOD = 2.00E+00
+ XPART = 5.00E-01 CGDO = 6.98E-10 CGSO = 7.03E-10
+ CGBO = 1.00E-12 CJ = '9.8e-4/proc_delta' PB = 7.34E-01
+ MJ = 3.63E-01 CJSW = '2.4e-10/proc_delta' PBSW = 4.71E-01
+ MJSW = 1.00E-01
                   CJSWG = 3.29E-10 PBSWG = 4.66E-01
+ MJSWG = 1.00E-01
                   CF = 0.00E+00 \text{ PVTH0} = -7.16E-04
+ PRDSW = -6.66E-01 PK2 = 5.92E-04 WKETA = 2.14E-04
+ LKETA = -1.51E-02 PU0 = 3.36E+00 PUA = -1.31E-11
+ PUB = 0.00E+00 PVSAT = 1.25E+03
                                   PETA0 = 1.00E-04
+ PKETA = 6.45E-04 KF = 4.46E-29
.MODEL PMOS PMOS
+ VERSION = 3.1
+ LEVEL = 49 NOIMOD = 1
+ \text{ TNOM} = 2.70 \text{ E} + 01
                   TOX = 4.1E-9/proc_delta; XJ = 1.00E-07
                 VTH0 = '-0.39 - vt\_shift' K1 = 5.50E-01
+ NCH = 4.12E+17
                 K3 = 0.00E+00 \quad K3B = 1.20E+01
+ K2 = 3.50E-02
+ W0 = 1.00E-06
                 NLX = 1.25E-07 DVT0W = 0.00E+00
+ DVT1W = 0.00E+00 DVT2W = 0.00E+00 DVT0 = 5.53E-01
+ DVT1 = 2.46E-01 DVT2 = 1.00E-01 U0 = '110*proc delta*
   proc delta'
+ UA = 1.44E-09 UB = 2.29E-21 UC = -1.00E-10
+ VSAT = 1.95E+05
                   A0 = 1.72E + 00
                                   AGS = 3.80E - 01
+ B0 = 5.87E - 07
                 B1 = 1.44E - 06
                                 KETA = 2.21E-02
+ A1 = 4.66E-01
                 A2 = 3.00E-01
                                 RDSW = 3.11E+02
+ PRWG = 5.00E-01 PRWB = 1.64E-02 WR = 1.00E+00
+ WINT = 0.00E+00 LINT = 2.00E-08 XL = -2.00E-08
+ XW = -1.00E-08 DWG = -3.49E-08 DWB = 1.22E-09
```

```
+ VOFF = -9.80E - 02 NFACTOR = 2.00E + 00 CIT = 0.00E + 00
+ CDSC = 2.40E-04
                      CDSCD = 0.00E+00 CDSCB = 0.00E+00
+ ETA0 = 1.12E-03
                       ETAB = -4.79E-04 DSUB = 1.60E-03
+ PCLM = 1.50E+00 PDIBLC1 = 3.00E-02
                                               PDIBLC2 = -1.01E-05
+ PDIBLCB = 1.00E-01 DROUT = 1.56E-03
                                              PSCBE1 = 4.91E+09
+ PSCBE2 = 1.64E-09 PVAG = 3.48E+00 DELTA = 1.00E-02
+ RSH = 7.69E+00 MOBMOD = 1.00E+00 PRT = 0.00E+00
+ \text{ UTE} = -1.49\text{E} + 00 \text{ KT1} = -1.09\text{E} - 01 \text{ KT1L} = 0.00\text{E} + 00
+ KT2 = 2.18E-02
                    UA1 = 4.27E - 09
                                       UB1 = -7.68E - 18
+ \text{ UC1} = -5.57\text{E} - 11 \text{ AT} = 3.31\text{E} + 04
                                       WL = 0.00E+00
+ WLN = 1.00E+00 WW = 0.00E+00 WWN = 1.00E+00
+ WWL = 0.00E+00
                    LL = 0.00E+00
                                       LLN = 1.00E+00
+ LW = 0.00E+00 LWN = 1.00E+00 LWL = 0.00E+00
+ CAPMOD = 2.00E+00 	ext{ XPART} = 5.00E-01 	ext{ CGDO} = 6.88E-10
+ CGSO = 6.85E-10 CGBO = 1.00E-12 CJ = '1.2e-3/proc_delta'
+ PB = 8.70E-01
                    MJ = 4.20E-01
                                       CJSW = '2.4e-10/proc_delta'
                      MJSW = 3.57E - 01
                                            CJSWG = 4.24E-10
+ PBSW = 8.00E-01
+ PBSWG = 8.00E-01
                      MJSWG = 3.56E-01
                                             CF = 0.00E + 00
+ \text{ PVTH0} = 3.53 \text{ E} - 03 \quad \text{PRDSW} = 1.02 \text{ E} + 01
                                            PK2 = 3.35E - 03
+ \text{ WKETA} = 3.52 \text{E} - 02 \quad \text{LKETA} = -2.06 \text{E} - 03 \text{ PU0} = -2.19 \text{E} + 00
+ PUA = -7.63E-11 PUB = 9.91E-22 PVSAT = 5.00E+01
+ \text{ PKETA} = -6.41 \text{E} - 03 \text{ KF} = 1.29 \text{E} - 29 \text{ PETA0} = 7.31 \text{E} - 05
```

Listing 6: Photo diode models

C Verilog code

Listing 7: Main module for camera control testbench

```
This is the testbench for camera_fsm, the logic that controlls
       the camera.
3
4
   'define _no_testbench_
5
   'timescale 1ns / 1ps
   'include "camera_fsm.v"
10
11
  module camera_fsm_tb;
12
      logic clk, init, inc, dec, reset;
13
      logic expose, erase, nre1, nre2, adc;
14
15
      camera_fsm test_camera(clk, init, inc, dec, reset, expose,
16
         erase, nre1, nre2, adc);
17
      always @(*)
18
        #1 clk <= !clk;
19
20
      initial begin
21
         $dumpfile("outfiles/out_camera_fsm_tb.vcd");
22
         $dumpvars();
24
         {clk, init, inc, dec, reset} = 5'b00001;
25
         #2 reset = 0;
26
27
         #5 inc = 1;
28
         #2 dec = 1;
         #30 inc = 0;
         #4 dec = 0;
31
         #2 init = 1;
32
         #4 init = 0;
33
34
         #30 inc = 1;
         #4 inc = 0;
36
37
         #28 \text{ reset} = 1;
38
         #2 reset = 0;
39
```

```
#4 dec = 1;
41
         #60 dec = 0;
43
         init = 1;
44
         #1 init = 0;
45
46
         #1 dec = 1;
47
48
         #38 $finish;
49
      end
50
51
  endmodule // camera_fsm_tb
52
                      Listing 8: Main module for camera control
1
   This file contains the controll logic of the FSM of the camera.
    It depends on the fcd_reg, exp_reg and read_sequencer to function
    */
  // 'define _no_testbench_
   'ifndef _fsm_logic_v_31_
8
   'define _fsm_logic_v_31_
10
    'include "exp_reg.v"
11
    'include "fcd_reg.v"
12
    'include "readout_seq.v"
13
14
15
  module camera_fsm(input
                             logic clk,
16
                      input logic init, exponer_inc, exponer_dec,
17
                          reset,
                      output logic expose, erase, nre_1, nre_2,
18
                          adc_enable);
19
      typedef enum
                                     logic [1:0]
                                     {idle, exposing, readout, illegal}
21
                                        statetypes;
      statetypes current_state, next_state;
22
23
      logic
                                     readout_enable, readout_reset,
         readout_finished;
25
```

logic

26

fcd_enable, fcd_dset, fcd_finished;

```
logic [4:0]
                                      fcd_data;
27
29
      logic
                                      exp_reset, exp_inc, exp_dec;
30
31
      exp_reg exposure_reg(clk, exp_reset, exp_inc, exp_dec, fcd_data
32
      fcd_reg countdown_reg(clk, fcd_enable, fcd_dset, fcd_data,
33
         fcd_finished);
      readout_seq readout_sequencer(clk, readout_enable,
34
         readout_reset, readout_finished, nre_1, nre_2, adc_enable);
35
36
      assign exp_inc = (current_state == idle) ? exponer_inc : 0;
37
      assign exp_dec = (current_state == idle) ? exponer_dec : 0;
38
39
      always @(posedge clk)
40
        case (next_state)
41
           idle: begin
42
              {expose, erase, readout_enable, readout_reset,
43
                 fcd_enable, fcd_dset} <= 6'b010101;</pre>
              current_state <= next_state;</pre>
44
           end
45
           exposing: begin
46
              {expose, erase, readout_enable, readout_reset,
47
                 fcd_enable, fcd_dset} <= 6'b100110;</pre>
              current_state <= next_state;</pre>
48
           end
49
           readout: begin
50
              {expose, erase, readout_enable, readout_reset,
51
                 fcd_enable, fcd_dset} <= 6'b001001;</pre>
              current_state <= next_state;</pre>
52
           end
53
           default: current_state <= next_state;</pre>
54
55
        endcase // case (next_state)
56
57
      always @(*) begin
59
         if (reset)
60
            current_state = illegal;
61
         else case (current_state)
62
                 illegal: begin
63
                     exp_reset = 1;
64
                     readout_reset = 1;
65
```

```
exp_reset = 0;
66
                    readout_reset = 0;
67
                    next_state = idle;
68
                 end
69
                 idle: if (init) next_state = exposing;
70
                 exposing: if (fcd_finished) next_state = readout;
71
                 readout: if (readout_finished) next_state = idle;
72
                 default: next_state = idle;
73
               endcase // case (state)
74
      end // always @ (*)
75
76
      initial
77
        current_state = illegal;
78
79
   endmodule // camera_fsm
80
81
82
   'endif
83
                            Listing 9: Exposure register
    This file contains a simple module for counting the exposure time
    it runs from 2 to 30 (requiering 5 bits)
3
    */
5
   'ifndef _exp_reg_v_25_
6
    'define _exp_reg_v_25_
7
  module exp_reg(input logic clk, reset, inc, dec,
10
                   output logic [4:0] q);
11
12
      always @(posedge clk)
13
        if (inc & (q < 30) & !reset)
14
          q \le q + 1;
15
        else if (dec & (q > 2) & !inc & !reset)
16
          q \le q - 1;
17
18
      always @(*)
19
        if (reset | q > 30 | q < 2)
20
          q \le 5'd15;
21
      initial
23
        q = 5'd15;
24
```

```
25
   endmodule // exp_reg
27
28
    'ifndef _no_testbench_
29
30
31
  module exp_reg_tb;
32
      logic clk, reset, inc, dec;
33
      logic [4:0] q;
34
35
      exp_reg testreg(clk, reset, inc, dec, q);
36
37
      initial begin
38
         $dumpfile("outfiles/out_exp_reg_tb.vcd");
39
         $dumpvars();
40
41
         #1 {clk, reset, inc, dec} = 4'b1100;
42
         #1 {clk, reset} = 2'b10;
43
44
         for (int i = 1; i <= 20; i = i+1) begin
45
             #1 {clk, inc, dec} = 3'b111;
46
             #1 {clk, inc, dec} = 3'b011;
47
         end
48
49
         for (int i = 1; i <= 40; i = i+1) begin
             #1 {clk, inc, dec} = 3'b101;
51
             #1 {clk, inc, dec} = 3'b001;
52
         end
53
54
         #1 reset = 1;
55
         #1 reset = 0;
56
57
         #1 {clk, reset, inc, dec} = 4'b1101;
58
         #1 {clk, reset} = 2'b00;
59
         #1 clk = 1;
60
         #1 clk = 0;
61
         #1 $finish;
63
      end
64
65
   endmodule // exp_reg_tb
66
67
68
    'endif // 'ifndef _no_testbench_
```

```
'endif // 'ifndef _exp_reg_v_25_
                        Listing 10: Counter for exposure time
  /*
1
    This file contains the register used to count down different
       values in the camera.
    It has 5 bits, can take data inn and counts down on rising clock
       edge when enabled.
    It has an output for when the internal data is 0.
    Data set has priority over enable.
6
   'ifndef _fcd_reg_v_28_
    'define _fcd_reg_v_28_
10
11
  module fcd_reg(input logic clk, enable, dset,
12
                   input logic [4:0] dread_data,
13
                   output logic
                                       finished);
14
15
      logic [4:0]
                                       data_int;
16
17
      always @(posedge clk)
18
        if (dset)
19
          data_int <= dread_data;</pre>
        else if (enable && (data_int > 'b0))
21
          data_int <= data_int - 1;</pre>
22
23
      assign finished = (data_int <= 5'd1) ? 1 : 0;</pre>
24
25
   endmodule // fcd_reg
26
27
28
    'ifndef _no_testbench_
29
30
31
  module fcd_reg_tb;
32
      logic clk, enable, dset, finished;
33
      logic [4:0] data_in;
34
35
      fcd_reg testreg(clk, enable, dset, data_in, finished);
36
37
```

\$dumpfile("outfiles/out_fcd_reg_tb.vcd");

initial begin

\$dumpvars();

39

40

```
41
         #1 {clk, enable, dset, data_in} = 7'b0000111;
         #1 {clk, dset} = 2'b11;
43
         #1 clk = 0;
44
         #1 {clk, enable, dset} = 3'b110;
45
46
         for (int i = 1; i <= 21; i = i + 1) begin
47
            #1 clk = !clk;
48
         end
49
         #1 {clk, enable} = 2'b10;
51
         #1 clk = 0;
52
         #1 clk = 1;
53
54
         for (int i = 1; i \le 5; i = i + 1) begin
            #1 clk = !clk;
56
         end
57
58
         #1 {clk, enable, dset} = 3'b111;
59
60
         for (int i = 1; i <= 5; i = i + 1) begin
61
            #1 clk = !clk;
62
         end
63
64
         #1 $finish;
65
      end // initial begin
67
   endmodule // fcd_reg_tb
68
69
70
71
72
73
   'endif // 'ifndef _no_testbench_
74
   'endif // 'ifndef _fcd_reg_v_28_
                           Listing 11: Readout sequencer
1 /*
   This file contains a sequencer for the readout of the 4 pixel
      camera.
   It can be enabled and reset.
   Note that the enable does not imply a reset.
   */
7 'ifndef _readout_seq_v_31_
```

```
'define _readout_seq_v_31_
8
10
  module readout_seq(input logic clk,
11
                        input logic
                                      enable, reset,
12
                        output logic finished,
13
                        output logic nre1, nre2, adc);
14
15
      logic [3:0]
                                      step;
16
17
      assign finished = (step >= 8) ? 1 : 0;
18
19
      always @(posedge clk)
20
         if (!finished && enable && !reset) step <= step + 1;</pre>
21
22
      always @(*) begin
23
         if (reset)
24
           step <= 0;
25
26
         case (step)
27
           0: {nre1, nre2, adc} = 3'b110;
28
           1: {nre1, nre2, adc} = 3'b010;
29
           2: {nre1, nre2, adc} = 3'b011;
30
           3: {nre1, nre2, adc} = 3'b010;
31
           4: {nre1, nre2, adc} = 3'b110;
32
           5: {nre1, nre2, adc} = 3'b100;
           6: {nre1, nre2, adc} = 3'b101;
           7: {nre1, nre2, adc} = 3'b100;
35
           8: {nre1, nre2, adc} = 3'b110;
36
           default: {nre1, nre2, adc} = 3'b110;
37
         endcase // case (step)
38
      end // always @ (*)
39
40
      endmodule // readout_seq
41
42
43
    'ifndef _no_testbench_
44
45
46
  module readout_seq_tb;
47
      logic clk, enable, reset, finished, nre1, nre2, adc;
48
49
      readout_seq test_seq(clk, enable, reset, finished, nre1, nre2,
50
         adc);
51
```

```
always @(*)
52
        #1 clk <= !clk;
      initial begin
55
         $dumpfile("outfiles/out_readout_seq_tb.vcd");
56
         $dumpvars();
57
58
         {clk, enable, reset} = 3'b000;
59
         #5 reset = 1;
         #2 reset = 0;
61
62
         #4 enable = 1;
63
         #20 enable = 0;
64
         #4 enable = 1;
         #1 reset = 1; #1
         #2 reset = 0;
67
         #4 enable = 0;
68
69
         #4 $finish;
70
      end // initial begin
71
72
  endmodule // readout_seq_tb
73
74
75
   'endif
  'endif // 'ifndef _readout_seq_v_31_
```