TFE4152 Design of Integrated Circuits



Semester project: Design of the support circuit for a digital camera

J. L. Selnes T. Nordgård-Hansen

7th November 2019



Contents

1	Abstract	3
2	Introduction	3
3	Theory 3.1 One digital pixel	4 4 4 5
4	Analog design	6
5	Digital design	7
6	Simulations	8
7	Conclusion	9
8	References	10
Aı	ppendices	11
\mathbf{A}	Schematics	11
В	Spice code	14
\mathbf{C}	Verilog code	19

1 Abstract

This report describes a design of a 4 pixel digital camera. It includes an analog schematics for all the pixels as well as a digital design for the control unit. Coupled with a pulse shaper and $\sqrt{\text{number of pixels}}$ number of ADCs this design can be adapted to an arbitrary quadratic digital camera.

The design was tested with AIM-Spice [1] and Icarus verilog [2] as described in section 6

2 Introduction

There are several components that go into the process of creating a digital camera, among them are the exposure circuits for each circuit, a system to read out the values in turn and a control system for the whole process.

This project aims to give an extensive design example of these systems applied to a $2 \cdot 2$ pixel camera. It does not include any details on the manufacturing process, the analog to digital converters or the long term storage of the images, but focuses instead on the taking on the picture from user input to serialized voltage levels on an analog 2 bit buss.

For reference the analog design is shown as classic schematics in Appendix A and as SPICE net lists in Appendix B, the digital design is defined in SystemVerilog 2012 in Appendix C. In addition, all files related to the project are available on GitHub [3].

3 Theory

3.1 One digital pixel

Each pixel in the camera is constructed as shown in figure 1. The photo diodes detecting the actual light does, in many ways, act as a current source dependent on the light on it, when a picture is taken this current is let through M1 and used to charge CS. Before each picture is taken, M2 is opened to reset the voltage stored over CS.

It is important that M1 and M2 are not let on simultaneously for extended periods of time as this results in a short circuit from VDD to VSS thorugh PD1. While the photo diode limits the current, this still might lead to excessive power usage and subsequent heating issues over time.




Figure 1: Schematic of one pixel with readout circuit, figure also exists bigger in Appendix A

M3 is used to convert the voltage stored over CS into a variable resistance between N3 and VSS for a nondestructive readout of the pixel, M4 functions as a simple switch to isolate the pixel from OUT to free the wire when other pixels in the camera are using it.

3.2 Leakage through transistors

We will in this project assume that all voltage transient are so slow that no leakage current is present between gate and the other ports of any of the transistors, in the same way we

assume there are no leakage currents through any of the capacitors.

As described in Analog integrated circuit design [4] the current from drain to source $I_D \propto \frac{W}{L}$. This also makes sense from a geometric point of view.

In order to minimize the leakage current through a transistor that is shut off $\frac{W}{L}$ should be minimized.

3.3 Conceptual workings of a camera controller

As shown in Appendix A figure 3 the pixels depend on several digital input signals, the job of the camera controller is therefore to trigger these in the desired order. The requirements to be met by the controller are as follows:

- Pull the erase pin high except when exposing or reading the image
- Pull the expose pin high for an appropriate length of time as defined by the user
- Read out the values of all pixels in the correct order avoiding interference between different pixels on the same ADC.
- Enable the user to reset the whole system. Though the image being taken might be lost the camera should function normally afterwards.

4 Analog design

The design exist in appendix B.

5 Digital design

The design exists in appendix C.

6 Simulations

Much simulation, much gud.

7 Conclusion

Such conclution, very concluded.

8 References

References

- [1] T. Ytterdal. (2019). Aim-spice, [Online]. Available: http://aimspice.com/ (visited on 04/11/2019).
- [2] S. Williams. (1998). Icarus verilog, [Online]. Available: http://iverilog.icarus.com/ (visited on 04/11/2019).
- [3] J. L. Selnes and T. Nordgård-Hansen. (2019). Tfe4152-project, [Online]. Available: https://github.com/torsteinnh/TFE4152-project (visited on 19/11/2019).
- [4] T. C. Carusone, D. A. Johns and K. W. Martin, *Analog Integrated Circuit Design*, 2nd Edition. Wiley, Nov. 2011, ISBN: 978-11-1821-373-5.

Appendices

A Schematics




Figure 2: Analog schematic of one pixel




Figure 3: Analog schematic of 4 pixels in a camera




Figure 4: Digital schematic of the camera control

B Spice code

```
Listing 1: Main simulation of analog pixels
```

- * A simulation of all four pixels

 .include parameters.cir
 .include components.cir

 xPixel11 1 0 EXPOSE ERASE NRE_R1 OUT_C1 N211 pixel
 xPixel12 1 0 EXPOSE ERASE NRE_R1 OUT_C2 N212 pixel
 xPixel21 1 0 EXPOSE ERASE NRE_R2 OUT_C1 N221 pixel
 xPixel22 1 0 EXPOSE ERASE NRE_R2 OUT_C2 N222 pixel
 xCurrentAmp1 1 0 OUT_C1 currentamp
 xcurrentAmp2 1 0 OUT_C2 currentamp
- .tran {PERIOD / 100000} PERIOD .plot tran v(OUT_C1) v(ERASE) v(EXPOSE) v(NRE_R1) v(NRE_R2) v(OUT_C2) v(N211)

Listing 2: Components in the camera

- * A file with subcircuits for the camera
- $. \ \mathbf{include} \ \ \mathbf{models/p18_cmos_models.inc}$
- .include models/photo_diode.inc
- . subckt pixel VDD GND EXPOSE ERASE NRE OUT N2

xphoto VDD N1 PhotoDiode

- M1 N1 EXPOSE N2 GND NMOS W=M1W L=M1L
- M2 N2 ERASE GND GND NMOS W=M2W L=M2L
- CS N2 GND CSval

M3 N3 N2 GND VDD PMOS W=M3W L=M3L M4 OUT NRE N3 VDD PMOS W=M4W L=M4L

. ends

. subckt currentamp VDD GND IO

MC VDD IO IO VDD PMOS W=MCW L=MCL CC IO GND CCval

.ends

Listing 3: Parameters for the camera

- * This file contains the parameters and standard components for all analog circuits in the project.
- * Include models
- * Test parameters
- .param Ipd_1 = 750p ! Photodiode current, range [50 pA, 750 pA]
- .param EXPOSURETIME = 4m ! Exposure time, range [2 ms, 30 ms]
- * Derived and fixed test parameters
- .param VDD = 1.8 ! Supply voltage
- .param TRF = $\{\text{EXPOSURETIME}/100\}$! Risetime and falltime of EXPOSURE and ERASE signals
- .param PW = {EXPOSURETIME} ! Pulsewidth of EXPOSURE and ERASE signals
- .param FS = 1k; ! Sampling clock frequency
- .param CLK_PERIOD = {1/FS} ! Sampling clock period
- PERIOD. param READ_TIME = {CLK_PERIOD}
- .param EXPOSE DLY = {CLK PERIOD} ! Delay for EXPOSE signal
- .param NRE_R1_DLY = $\{2*CLK_PERIOD + EXPOSURETIME\}$! Delay for NRE_R1 signal
- .param NRE_R2_DLY = {CLK_PERIOD + NRE_R1_DLY + READ_TIME} ! Delay for NRE_R2 signal
- .param ERASE_DLY = {CLK_PERIOD + NRE_R2_DLY + READ_TIME} ! Delay for ERASE signal
- .param PERIOD = {ERASE_DLY + EXPOSURETIME} ! Period for testbench sources
- * Permanent test sources

VDD 1 0 dc VDD

VEXPOSE EXPOSE 0 dc 0 pulse (0 VDD EXPOSE_DLY TRF TRF EXPOSURETIME PERIOD)

VERASE ERASE 0 dc 0 pulse (0 VDD ERASE DLY TRF TRF CLK PERIOD

```
PERIOD)
```

- VNRE_R1 NRE_R1 0 dc 0 pulse (VDD 0 NRE_R1_DLY TRF TRF READ_TIME PERIOD)
- VNRE_R2 NRE_R2 0 dc 0 pulse (VDD 0 NRE_R2_DLY TRF TRF READ_TIME PERIOD)
- * Parameters for photo cell, L [0.36, 1.08]u W [1.08, 5.04]u
- . param MIW = 1.08u
- . param M1L = 1.08u
- . param M2W = 1.08u
- . param M2L = 1.08u
- . param MW = 3u
- . param M3L = 0.67u
- $.\,param\,M\!W=\,1.08\,u$
- . param M4L = 1.08u
- . param MCW = 5.04 u
- . param MCL = 0.36u
- .param CSval = 2.5p
- .param CCval = 3p

Listing 4: MOSFET models part 1

- $.param proc_delta = 0.95$
- $.param vt_shift = 0.1$
- .include models/p18_model_card.inc

Listing 5: MOSFET models part 2

```
* p18 model card
```

- .MODEL NMOS NMOS
- + VERSION = 3.1
- + LEVEL = 49 NOIMOD = 1 TNOM = 2.70E+01
- $+ TOX = '4.1E-9/proc_delta' XJ = 1.00E-07 NCH = 2.33E+17$
- $+ VTH0 = '0.36 + vt_shift' K1 = 5.84E-01 K2 = 4.14E-03$
- $+ K3 = 1.01E-03 \quad K3B = 2.20E+00 \quad W0 = 1.00E-07$
- + NLX = 1.81E-07 DVT0W = 0.00E+00 DVT1W = 0.00E+00
- + DVT2W = 0.00E+00 DVT0 = 1.73E+00 DVT1 = 4.38E-01
- + DVT2 = -3.70E-04~U0 = '260*proc_delta*proc_delta' UA = -1.38~E-09
- $+ UB = 2.26E-18 \quad UC = 5.46E-11 \quad VSAT = 1.03E+05$
- $+ A0 = 1.92E + 00 \quad AGS = 4.20E 01 \quad B0 = -1.52E 09$
- + B1 = -9.92E 08 KETA = -7.16E 03 A1 = 6.61E 04
- + A2 = 8.89E-01 RDSW = 1.12E+02 PRWG = 4.92E-01

```
+ PRWB = -2.02E-01 WR = 1.00E+00 WINT = 7.12E-09
+ LINT = 1.12E-08 XL = -2.00E-08 XW = -1.00E-08
+ DWG = -3.82E-09 DWB = 8.63E-09 VOFF = -8.82E-02
+ \text{ NFACTOR} = 2.30 \text{ E} + 00 \quad \text{CIT} = 0.00 \text{ E} + 00
                                     CDSC = 2.40E-04
+ CDSCD = 0.00E+00 CDSCB = 0.00E+00
                                     ETA0 = 3.13E - 03
+ ETAB = 1.00E+00 DSUB = 2.25E-02 PCLM = 7.20E-01
+ PDIBLC1 = 2.15E-01 PDIBLC2 = 2.23E-03 PDIBLCB = 1.00E-01
+ DROUT = 8.01E-01
                   PSCBE1 = 5.44E+08 \quad PSCBE2 = 1.00E-03
+ PVAG = 1.00E-12
                                      RSH = 6.78E + 00
                   DELTA = 1.00E-02
+ MOBMOD = 1.00E+00 PRT = 0.00E+00 UTE = -1.50E+00
+ KT1 = -1.10E-01 KT1L = 0.00E+00 KT2 = 2.19E-02
+ UA1 = 4.28E - 09
                 UB1 = -7.62E - 18 \ UC1 = -5.57E - 11
                 WL = 0.00E+00
                                 WLN = 1.00E+00
+ AT
     = 3.30E+04
+WW = 0.00E+00
                 WWN = 1.00E+00 \quad WWL = 0.00E+00
                 LLN = 1.00E+00 LW = 0.00E+00
+ LL = 0.00E+00
+ LWN = 1.00E+00 LWL = 0.00E+00 CAPMOD = 2.00E+00
+ XPART = 5.00E-01 CGDO = 6.98E-10 CGSO = 7.03E-10
+ CGBO = 1.00E-12 CJ = '9.8e-4/proc_delta' PB = 7.34E-01
+ MJ = 3.63E-01 CJSW = '2.4e-10/proc_delta' PBSW = 4.71E-01
+ MJSW = 1.00E-01
                   CJSWG = 3.29E-10 PBSWG = 4.66E-01
+ MJSWG = 1.00E-01
                   CF = 0.00E+00 \text{ PVTH0} = -7.16E-04
+ PRDSW = -6.66E-01 PK2 = 5.92E-04 WKETA = 2.14E-04
+ LKETA = -1.51E-02 PU0 = 3.36E+00 PUA = -1.31E-11
+ PUB = 0.00E+00 PVSAT = 1.25E+03
                                   PETA0 = 1.00E-04
+ PKETA = 6.45E-04 KF = 4.46E-29
.MODEL PMOS PMOS
+ VERSION = 3.1
+ LEVEL = 49 NOIMOD = 1
+ \text{ TNOM} = 2.70 \text{ E} + 01
                   TOX = 4.1E-9/proc_delta XJ = 1.00E-07
                 VTH0 = '-0.39 - vt\_shift' K1 = 5.50E-01
+ NCH = 4.12E+17
                 K3 = 0.00E+00 \quad K3B = 1.20E+01
+ K2 = 3.50E-02
+ W0 = 1.00E-06
                 NLX = 1.25E-07 DVT0W = 0.00E+00
+ DVT1W = 0.00E+00 DVT2W = 0.00E+00 DVT0 = 5.53E-01
+ DVT1 = 2.46E-01 DVT2 = 1.00E-01 U0 = '110*proc delta*
   proc delta'
+ UA = 1.44E-09 UB = 2.29E-21 UC = -1.00E-10
+ VSAT = 1.95E+05
                   A0 = 1.72E + 00
                                   AGS = 3.80E - 01
+ B0 = 5.87E - 07
                 B1 = 1.44E - 06
                                 KETA = 2.21E-02
+ A1 = 4.66E - 01
                 A2 = 3.00E-01
                                 RDSW = 3.11E+02
+ PRWG = 5.00E-01 PRWB = 1.64E-02 WR = 1.00E+00
+ WINT = 0.00E+00 LINT = 2.00E-08 XL = -2.00E-08
+ XW = -1.00E-08 DWG = -3.49E-08 DWB = 1.22E-09
```

```
+ VOFF = -9.80E - 02 NFACTOR = 2.00E + 00 CIT = 0.00E + 00
+ CDSC = 2.40E-04
                      CDSCD = 0.00E+00 \quad CDSCB = 0.00E+00
+ ETA0 = 1.12E-03
                       ETAB = -4.79E-04 DSUB = 1.60E-03
+ \text{ PCLM} = 1.50\text{E} + 00 \quad \text{PDIBLC1} = 3.00\text{E} - 02
                                               PDIBLC2 = -1.01E-05
+ PDIBLCB = 1.00E-01 DROUT = 1.56E-03
                                               PSCBE1 = 4.91E+09
+ PSCBE2 = 1.64E-09 PVAG = 3.48E+00 DELTA = 1.00E-02
+ RSH = 7.69E+00 MOBMOD = 1.00E+00 PRT = 0.00E+00
+ \text{ UTE} = -1.49\text{E} + 00 \text{ KT1} = -1.09\text{E} - 01 \text{ KT1L} = 0.00\text{E} + 00
+ KT2 = 2.18E-02
                     UA1 = 4.27E - 09
                                        UB1 = -7.68E - 18
+ UC1 = -5.57E-11 AT = 3.31E+04
                                       WL = 0.00E+00
+ WLN = 1.00E+00 WW = 0.00E+00 WWN = 1.00E+00
+ WWL = 0.00E+00
                    LL = 0.00E+00
                                       LLN = 1.00E+00
+ LW = 0.00E+00 LWN = 1.00E+00 LWL = 0.00E+00
+ CAPMOD = 2.00E+00 	ext{ XPART} = 5.00E-01 	ext{ CGDO} = 6.88E-10
+ CGSO = 6.85E-10 CGBO = 1.00E-12 CJ = '1.2e-3/proc_delta'
+ PB = 8.70E-01
                     MJ = 4.20E-01
                                       CJSW = '2.4e-10/proc_delta'
                       MJSW = 3.57E - 01
                                             CJSWG = 4.24E-10
+ PBSW = 8.00E-01
+ PBSWG = 8.00E-01
                       MJSWG = 3.56E-01
                                             CF = 0.00E + 00
+ \text{ PVTH0} = 3.53 \text{ E} - 03 \quad \text{PRDSW} = 1.02 \text{ E} + 01
                                            PK2 = 3.35E - 03
+ \text{ WKETA} = 3.52 \text{E} - 02 \quad \text{LKETA} = -2.06 \text{E} - 03 \text{ PU0} = -2.19 \text{E} + 00
+ PUA = -7.63E-11 PUB = 9.91E-22 PVSAT = 5.00E+01
+ \text{ PKETA} = -6.41 \text{E} - 03 \text{ KF} = 1.29 \text{E} - 29 \text{ PETA0} = 7.31 \text{E} - 05
```

Listing 6: Photo diode models

C Verilog code

Listing 7: Main module for camera control testbench

```
This is the testbench for camera_fsm, the logic that controlls
       the camera.
3
4
   'define _no_testbench_
5
   'timescale 1ns / 1ps
   'include "camera_fsm.v"
10
11
  module camera_fsm_tb;
12
      logic clk, init, inc, dec, reset;
13
      logic expose, erase, nre1, nre2, adc;
14
15
      camera_fsm test_camera(clk, init, inc, dec, reset, expose,
16
         erase, nre1, nre2, adc);
17
      always @(*)
18
        #1 clk <= !clk;
19
20
      initial begin
21
         $dumpfile("outfiles/out_camera_fsm_tb.vcd");
22
         $dumpvars();
23
24
         {clk, init, inc, dec, reset} = 5'b00001;
25
         #2 reset = 0;
26
27
         #5 inc = 1;
28
         #2 dec = 1;
         #30 inc = 0;
         #4 dec = 0;
31
         #2 init = 1;
32
         #4 init = 0;
33
34
         #30 inc = 1;
         #4 inc = 0;
36
37
         #28 \text{ reset} = 1;
38
         #2 reset = 0;
39
```

```
#4 dec = 1;
41
         #60 dec = 0;
43
         init = 1;
44
         #1 init = 0;
45
46
         #1 dec = 1;
47
48
         #38 $finish;
49
      end
50
51
  endmodule // camera_fsm_tb
52
                      Listing 8: Main module for camera control
1
   This file contains the controll logic of the FSM of the camera.
    It depends on the fcd_reg, exp_reg and read_sequencer to function
    */
  // 'define _no_testbench_
   'ifndef _fsm_logic_v_31_
8
   'define _fsm_logic_v_31_
10
    'include "exp_reg.v"
11
    'include "fcd_reg.v"
12
    'include "readout_seq.v"
13
14
15
  module camera_fsm(input
                             logic clk,
16
                      input logic init, exponer_inc, exponer_dec,
17
                          reset,
                      output logic expose, erase, nre_1, nre_2,
18
                          adc_enable);
19
      typedef enum
                                     logic [1:0]
                                     {idle, exposing, readout, illegal}
21
                                        statetypes;
      statetypes current_state, next_state;
22
23
      logic
                                     readout_enable, readout_reset,
         readout_finished;
25
```

logic

26

fcd_enable, fcd_dset, fcd_finished;

```
logic [4:0]
                                      fcd_data;
27
29
      logic
                                      exp_reset, exp_inc, exp_dec;
30
31
      exp_reg exposure_reg(clk, exp_reset, exp_inc, exp_dec, fcd_data
32
      fcd_reg countdown_reg(clk, fcd_enable, fcd_dset, fcd_data,
33
         fcd_finished);
      readout_seq readout_sequencer(clk, readout_enable,
34
         readout_reset, readout_finished, nre_1, nre_2, adc_enable);
35
36
      assign exp_inc = (current_state == idle) ? exponer_inc : 0;
37
      assign exp_dec = (current_state == idle) ? exponer_dec : 0;
38
39
      always @(posedge clk)
40
        case (next_state)
41
           idle: begin
42
              {expose, erase, readout_enable, readout_reset,
43
                 fcd_enable, fcd_dset} <= 6'b010101;</pre>
              current_state <= next_state;</pre>
44
           end
45
           exposing: begin
46
              {expose, erase, readout_enable, readout_reset,
47
                 fcd_enable, fcd_dset} <= 6'b100110;</pre>
              current_state <= next_state;</pre>
48
           end
49
           readout: begin
50
              {expose, erase, readout_enable, readout_reset,
51
                 fcd_enable, fcd_dset} <= 6'b001001;</pre>
              current_state <= next_state;</pre>
52
           end
53
           default: current_state <= next_state;</pre>
54
55
        endcase // case (next_state)
56
57
      always @(*) begin
59
         if (reset)
60
            current_state = illegal;
61
         else case (current_state)
62
                 illegal: begin
63
                     exp_reset = 1;
64
                     readout_reset = 1;
65
```

```
exp_reset = 0;
66
                    readout_reset = 0;
67
                    next_state = idle;
68
                 end
69
                 idle: if (init) next_state = exposing;
70
                 exposing: if (fcd_finished) next_state = readout;
71
                 readout: if (readout_finished) next_state = idle;
72
                 default: next_state = idle;
73
               endcase // case (state)
74
      end // always @ (*)
75
76
      initial
77
        current_state = illegal;
78
79
   endmodule // camera_fsm
80
81
82
  'endif
83
                            Listing 9: Exposure register
    This file contains a simple module for counting the exposure time
    it runs from 2 to 30 (requiering 5 bits)
3
    */
5
   'ifndef _exp_reg_v_25_
6
    'define _exp_reg_v_25_
7
  module exp_reg(input logic clk, reset, inc, dec,
10
                   output logic [4:0] q);
11
12
      always @(posedge clk)
13
        if (inc & (q < 30) & !reset)
14
          q \le q + 1;
15
        else if (dec & (q > 2) & !inc & !reset)
16
          q \le q - 1;
17
18
      always @(*)
19
        if (reset | q > 30 | q < 2)
20
          q \le 5'd15;
21
      initial
23
        q = 5'd15;
24
```

```
25
   endmodule // exp_reg
27
28
    'ifndef _no_testbench_
29
30
31
  module exp_reg_tb;
32
      logic clk, reset, inc, dec;
33
      logic [4:0] q;
34
35
      exp_reg testreg(clk, reset, inc, dec, q);
36
37
      initial begin
38
         $dumpfile("outfiles/out_exp_reg_tb.vcd");
39
         $dumpvars();
40
41
         #1 {clk, reset, inc, dec} = 4'b1100;
42
         #1 {clk, reset} = 2'b10;
43
44
         for (int i = 1; i <= 20; i = i+1) begin
45
             #1 {clk, inc, dec} = 3'b111;
46
             #1 {clk, inc, dec} = 3'b011;
47
         end
48
49
         for (int i = 1; i <= 40; i = i+1) begin
             #1 {clk, inc, dec} = 3'b101;
51
             #1 {clk, inc, dec} = 3'b001;
52
         end
53
54
         #1 reset = 1;
55
         #1 reset = 0;
56
57
         #1 {clk, reset, inc, dec} = 4'b1101;
58
         #1 {clk, reset} = 2'b00;
59
         #1 clk = 1;
60
         #1 clk = 0;
61
         #1 $finish;
63
      end
64
65
   endmodule // exp_reg_tb
66
67
68
    'endif // 'ifndef _no_testbench_
```

```
'endif // 'ifndef _exp_reg_v_25_
                        Listing 10: Counter for exposure time
  /*
1
    This file contains the register used to count down different
       values in the camera.
    It has 5 bits, can take data inn and counts down on rising clock
       edge when enabled.
    It has an output for when the internal data is 0.
    Data set has priority over enable.
6
   'ifndef _fcd_reg_v_28_
    'define _fcd_reg_v_28_
10
11
  module fcd_reg(input logic clk, enable, dset,
12
                   input logic [4:0] dread_data,
13
                   output logic
                                       finished);
14
15
      logic [4:0]
                                       data_int;
16
17
      always @(posedge clk)
18
        if (dset)
19
          data_int <= dread_data;</pre>
        else if (enable && (data_int > 'b0))
21
          data_int <= data_int - 1;</pre>
22
23
      assign finished = (data_int <= 5'd1) ? 1 : 0;</pre>
24
25
   endmodule // fcd_reg
26
27
28
    'ifndef _no_testbench_
29
30
31
  module fcd_reg_tb;
32
      logic clk, enable, dset, finished;
33
      logic [4:0] data_in;
34
35
      fcd_reg testreg(clk, enable, dset, data_in, finished);
36
37
      initial begin
```

\$dumpfile("outfiles/out_fcd_reg_tb.vcd");

39

40

\$dumpvars();

```
#1 {clk, enable, dset, data_in} = 7'b0000111;
         #1 {clk, dset} = 2'b11;
43
         #1 clk = 0;
44
         #1 {clk, enable, dset} = 3'b110;
45
46
         for (int i = 1; i <= 21; i = i + 1) begin
47
            #1 clk = !clk;
48
         end
49
         #1 {clk, enable} = 2'b10;
51
         #1 clk = 0;
52
         #1 clk = 1;
53
54
         for (int i = 1; i \le 5; i = i + 1) begin
            #1 clk = !clk;
56
         end
57
58
         #1 {clk, enable, dset} = 3'b111;
59
60
         for (int i = 1; i <= 5; i = i + 1) begin
61
            #1 clk = !clk;
62
         end
63
64
         #1 $finish;
65
      end // initial begin
67
   endmodule // fcd_reg_tb
68
69
70
71
72
73
   'endif // 'ifndef _no_testbench_
74
   'endif // 'ifndef _fcd_reg_v_28_
                           Listing 11: Readout sequencer
1 /*
   This file contains a sequencer for the readout of the 4 pixel
      camera.
   It can be enabled and reset.
   Note that the enable does not imply a reset.
   */
7 'ifndef _readout_seq_v_31_
```

41

```
'define _readout_seq_v_31_
8
10
  module readout_seq(input logic clk,
11
                        input logic
                                      enable, reset,
12
                        output logic finished,
13
                        output logic nre1, nre2, adc);
14
15
      logic [3:0]
                                      step;
16
17
      assign finished = (step >= 8) ? 1 : 0;
18
19
      always @(posedge clk)
20
         if (!finished && enable && !reset) step <= step + 1;</pre>
21
22
      always @(*) begin
23
         if (reset)
24
           step <= 0;
25
26
         case (step)
27
           0: {nre1, nre2, adc} = 3'b000;
28
           1: {nre1, nre2, adc} = 3'b100;
29
           2: {nre1, nre2, adc} = 3'b101;
30
           3: {nre1, nre2, adc} = 3'b100;
31
           4: {nre1, nre2, adc} = 3'b000;
32
           5: {nre1, nre2, adc} = 3'b010;
           6: {nre1, nre2, adc} = 3'b011;
           7: {nre1, nre2, adc} = 3'b010;
35
           8: {nre1, nre2, adc} = 3'b000;
36
           default: {nre1, nre2, adc} = 3'b000;
37
         endcase // case (step)
38
      end // always @ (*)
39
40
      endmodule // readout_seq
41
42
43
    'ifndef _no_testbench_
44
45
46
  module readout_seq_tb;
47
      logic clk, enable, reset, finished, nre1, nre2, adc;
48
49
      readout_seq test_seq(clk, enable, reset, finished, nre1, nre2,
50
         adc);
51
```

```
always @(*)
52
        #1 clk <= !clk;
      initial begin
55
         $dumpfile("outfiles/out_readout_seq_tb.vcd");
56
         $dumpvars();
57
58
         {clk, enable, reset} = 3'b000;
59
         #5 reset = 1;
         #2 reset = 0;
61
62
         #4 enable = 1;
63
         #20 enable = 0;
64
         #4 enable = 1;
         #1 reset = 1; #1
         #2 reset = 0;
67
         #4 enable = 0;
68
69
         #4 $finish;
70
      end // initial begin
71
72
  endmodule // readout_seq_tb
73
74
75
   'endif
  'endif // 'ifndef _readout_seq_v_31_
```