

• NTNU

elsys

Semester project: Design of the support circuit for a digital camera

J. L. Selnes T. Nordgård-Hansen

4th November 2019



Contents

1	Abstract	3
2	Introduction	3
3	Theory	4
4	Analog design	5
5	Digital design	6
6	Simulations	7
7	Conclusion	8
8	References	9
Appendices		10
\mathbf{A}	Spice code	10
В	Verilog code	11

1 Abstract

This file contains the summary of the report.

I have, at the moment, no idea what is should contain, but it is here at the moment.

To populate the references, the SystemVerilog code was simulated by iverilog [1].

I can also cite the AIMSpice page [2].

2 Introduction

3 Theory

4 Analog design

5 Digital design

6 Simulations

 asdf

7 Conclusion

8 References

References

- [1] S. Williams. (1998). Icarus verilog, [Online]. Available: http://iverilog.icarus.com/(visited on 04/11/2019).
- [2] T. Ytterdal. (2019). Aim-spice, [Online]. Available: http://aimspice.com/ (visited on 04/11/2019).

Appendices

A Spice code

B Verilog code

Listing 1: Main module for camera control testbench

```
This is the testbench for camera_fsm, the logic that controlls the
       camera.
3
4
   'define _no_testbench_
5
   'timescale 1ns / 1ps
7
   'include "camera_fsm.v"
9
10
11
   module camera_fsm_tb;
12
      logic clk, init, inc, dec, reset;
13
      logic expose, erase, nre1, nre2, adc;
15
      camera_fsm test_camera(clk, init, inc, dec, reset, expose, erase,
16
         nre1, nre2, adc);
      always @(*)
18
        #1 clk <= !clk;
19
20
      initial begin
^{21}
         $dumpfile("outfiles/out_camera_fsm_tb.vcd");
22
         $dumpvars();
23
         {clk, init, inc, dec, reset} = 5'b00001;
25
         #2 reset = 0;
26
27
         #5 inc = 1;
         #2 dec = 1;
         #30 inc = 0;
30
         #4 dec = 0;
31
         #2 init = 1;
32
33
         #4 init = 0;
34
         #30 inc = 1;
35
         #4 inc = 0;
37
         #28 reset = 1;
38
         #2 reset = 0;
39
         #4 dec = 1;
41
         #60 dec = 0;
42
43
44
         init = 1;
         #1 init = 0;
45
46
         #1 dec = 1;
47
```

```
50
      end
51
  endmodule // camera_fsm_tb
                        Listing 2: Main module for camera control
  /*
1
   This file contains the controll logic of the FSM of the camera.
   It depends on the fcd_reg, exp_reg and read_sequencer to function.
   */
  // 'define _no_testbench_
  'ifndef _fsm_logic_v_31_
8
9
   'define _fsm_logic_v_31_
10
    'include "exp_reg.v"
11
    'include "fcd_reg.v"
    'include "readout_seq.v"
13
14
15
   module camera_fsm(input logic clk,
16
                      input logic init, exponer_inc, exponer_dec, reset,
17
                      output logic expose, erase, nre_1, nre_2, adc_enable
18
                         );
19
                                    logic [1:0]
      typedef enum
20
                                    {idle, exposing, readout, illegal}
21
                                       statetypes;
      statetypes current_state, next_state;
22
23
24
      logic
                                    readout_enable, readout_reset,
         readout_finished;
25
                                    fcd_enable, fcd_dset, fcd_finished;
      logic
26
      logic [4:0]
                                    fcd_data;
27
      logic
                                    exp_reset, exp_inc, exp_dec;
29
30
31
      exp_reg exposure_reg(clk, exp_reset, exp_inc, exp_dec, fcd_data);
32
      fcd_reg countdown_reg(clk, fcd_enable, fcd_dset, fcd_data,
33
         fcd_finished);
      readout_seq readout_sequencer(clk, readout_enable, readout_reset,
34
         readout_finished, nre_1, nre_2, adc_enable);
35
36
      assign exp_inc = (current_state == idle) ? exponer_inc : 0;
37
      assign exp_dec = (current_state == idle) ? exponer_dec : 0;
38
39
      always @(posedge clk)
40
```

#38 **\$finish**;

case (next_state)

41

49

```
idle: begin
42
              {expose, erase, readout_enable, readout_reset, fcd_enable,
43
                  fcd_dset} <= 6'b010101;</pre>
              current_state <= next_state;</pre>
44
           end
           exposing: begin
46
              {expose, erase, readout_enable, readout_reset, fcd_enable,
47
                  fcd_dset} <= 6'b100110;
48
              current_state <= next_state;</pre>
           \verb"end"
49
           readout: begin
50
              {expose, erase, readout_enable, readout_reset, fcd_enable,
51
                  fcd_dset} <= 6'b001001;
              current_state <= next_state;</pre>
52
           end
53
           default: current_state <= next_state;</pre>
55
         endcase // case (next_state)
56
57
      always @(*) begin
59
         if (reset)
60
            current_state = illegal;
61
         else case (current_state)
                 illegal: begin
63
                     exp_reset = 1;
64
                     readout_reset = 1;
65
                     exp_reset = 0;
66
                     readout_reset = 0;
67
                     next_state = idle;
68
                 end
69
                 idle: if (init) next_state = exposing;
                 exposing: if (fcd_finished) next_state = readout;
71
                 readout: if (readout_finished) next_state = idle;
72
                 default: next_state = idle;
73
               endcase // case (state)
      end // always @ (*)
75
76
      initial
        current_state = illegal;
78
79
   endmodule // camera_fsm
80
81
82
  'endif
83
                               Listing 3: Exposure register
1 /*
  This file contains a simple module for counting the exposure time,
  it runs from 2 to 30 (requiering 5 bits)
    */
4
```

```
'ifndef _exp_reg_v_25_
    'define _exp_reg_v_25_
8
9
   module exp_reg(input logic clk, reset, inc, dec,
                    output logic [4:0] q);
11
12
      always @(posedge clk)
13
        if (inc & (q < 30) & !reset)</pre>
14
           q \le q + 1;
15
        else if (dec & (q > 2) & !inc & !reset)
16
          q \le q - 1;
17
      always @(*)
19
        if (reset | q > 30 | q < 2)
20
           q \le 5'd15;
^{21}
      initial
23
        q = 5'd15;
24
   endmodule // exp_reg
26
27
28
    'ifndef _no_testbench_
29
30
31
   module exp_reg_tb;
32
      logic clk, reset, inc, dec;
      logic [4:0] q;
34
35
      exp_reg testreg(clk, reset, inc, dec, q);
36
      initial begin
38
          $dumpfile("outfiles/out_exp_reg_tb.vcd");
39
          $dumpvars();
40
41
         #1 {clk, reset, inc, dec} = 4'b1100;
42
         #1 {clk, reset} = 2'b10;
43
44
          for (int i = 1; i <= 20; i = i+1) begin
45
             #1 {clk, inc, dec} = 3'b111;
46
             #1 {clk, inc, dec} = 3'b011;
47
          end
48
49
          for (int i = 1; i <= 40; i = i+1) begin
50
             #1 {clk, inc, dec} = 3'b101;
51
             #1 {clk, inc, dec} = 3'b001;
          end
53
54
         #1 reset = 1;
55
         #1 reset = 0;
56
57
         #1 {clk, reset, inc, dec} = 4'b1101;
58
```

```
#1 {clk, reset} = 2'b00;
         #1 clk = 1;
60
         #1 clk = 0;
61
62
         #1 $finish;
64
65
   endmodule // exp_reg_tb
66
68
    'endif // 'ifndef _no_testbench_
69
   'endif // 'ifndef _exp_reg_v_25_
                           Listing 4: Counter for exposure time
   This file contains the register used to count down different values
       in the camera.
    It has 5 bits, can take data inn and counts down on rising clock edge
        when enabled.
    It has an output for when the internal data is 0.
    Data set has priority over enable.
    */
   'ifndef _fcd_reg_v_28_
8
    'define _fcd_reg_v_28_
9
10
11
   module fcd_reg(input logic clk, enable, dset,
12
                   input logic [4:0] dread_data,
13
                   output logic
                                       finished);
14
15
      logic [4:0]
                                       data_int;
16
17
      always @(posedge clk)
18
        if (dset)
19
           data_int <= dread_data;</pre>
20
        else if (enable & data_int > 'b0)
          data_int <= data_int - 1;</pre>
22
23
      assign finished = (data_int == 5'd1) ? 1 : 0;
24
   endmodule // fcd_reg
26
27
28
    'ifndef _no_testbench_
30
31
   module fcd_reg_tb;
      logic clk, enable, dset, finished;
33
      logic [4:0] data_in;
34
35
      fcd_reg testreg(clk, enable, dset, data_in, finished);
36
```

```
37
      initial begin
38
         $dumpfile("outfiles/out_fcd_reg_tb.vcd");
39
         $dumpvars();
40
41
         #1 {clk, enable, dset, data_in} = 7'b0000111;
42
         #1 {clk, dset} = 2'b11;
43
         #1 clk = 0;
44
         #1 {clk, enable, dset} = 3'b110;
45
46
         for (int i = 1; i <= 21; i = i + 1) begin
47
            #1 clk = !clk;
48
         end
50
         #1 {clk, enable} = 2'b10;
51
         #1 clk = 0;
         #1 clk = 1;
53
54
         for (int i = 1; i \le 5; i = i + 1) begin
55
            #1 clk = !clk;
         end
57
58
         #1 {clk, enable, dset} = 3'b111;
59
         for (int i = 1; i <= 5; i = i + 1) begin
61
            #1 clk = !clk;
62
         end
63
         #1 $finish;
65
      end // initial begin
66
67
   endmodule // fcd_reg_tb
69
70
71
72
73
    'endif // 'ifndef _no_testbench_
74
   'endif // 'ifndef _fcd_reg_v_28_
                             Listing 5: Readout sequencer
1 /*
   This file contains a sequencer for the readout of the 4 pixel camera.
   It can be enabled and reset.
   Note that the enable does not imply a reset.
5
6
   'ifndef _readout_seq_v_31_
7
   'define _readout_seq_v_31_
8
9
10
11 module readout_seq(input logic clk,
```

```
input logic enable, reset,
12
                        output logic finished,
13
                        output logic nre1, nre2, adc);
14
15
      logic [3:0]
                                      step;
17
      assign finished = (step >= 8) ? 1 : 0;
18
19
      always @(posedge clk)
20
         if (!finished && enable && !reset) step <= step + 1;</pre>
21
22
      always @(*) begin
23
         if (reset)
            step <= 0;
25
26
         case (step)
27
           0: {nre1, nre2, adc} = 3'b000;
28
           1: {nre1, nre2, adc} = 3'b100;
29
           2: {nre1, nre2, adc} = 3'b101;
30
           3: {nre1, nre2, adc} = 3'b100;
           4: {nre1, nre2, adc} = 3'b000;
32
           5: {nre1, nre2, adc} = 3'b010;
33
           6: {nre1, nre2, adc} = 3'b011;
34
           7: {nre1, nre2, adc} = 3'b010;
35
           8: {nre1, nre2, adc} = 3'b000;
36
            default: {nre1, nre2, adc} = 3'b000;
37
         endcase // case (step)
38
      end // always @ (*)
39
40
      endmodule // readout_seq
41
42
    'ifndef _no_testbench_
44
45
46
   module readout_seq_tb;
      logic clk, enable, reset, finished, nre1, nre2, adc;
48
49
      readout_seq test_seq(clk, enable, reset, finished, nre1, nre2, adc)
50
         ;
51
      always @(*)
52
        #1 clk <= !clk;
53
54
      initial begin
55
         $dumpfile("outfiles/out_readout_seq_tb.vcd");
56
         $dumpvars();
58
         {clk, enable, reset} = 3'b000;
59
         #5 reset = 1;
60
         #2 reset = 0;
61
62
         #4 enable = 1;
63
```

```
#20 enable = 0;
         #4 enable = 1;
#1 reset = 1; #1
65
66
         #2 reset = 0;
67
         #4 enable = 0;
69
        #4 $finish;
70
     end // initial begin
71
73 endmodule // readout_seq_tb
74
75
76 'endif
'endif // 'ifndef _readout_seq_v_31_
```