

CDA Module


Source RTL in globalclk repo - src/rtl/clk_cda/gclk_make_clk_cda.sv

Interfaces

Port name	Width	Direction	Description
clk_in	1	In	Functional Clock input
clk_out	1	Out	Functional Clock output
CkLcpXPNB	1	In	Shift clock
reset_b	1	In	Async reset (active low)
CdaDatIn	1	In	Serial shift data input
CdaDatOut	1	Out	Serial shift data output

Shift


Shift interface designed to look like normal LCP cell (4 bit):



Decode

The CTECH CDA cell (ctech_lib_sdg_programmable_delay_clk_buf) has 15 control bits (rsel0..rsel14).

The clock comes in from the left and exits back to the left after taking one of several different loops.



Here is the decode of 4 bit LcpReg to the 15 rsel bits:

[illegible]