

Slave TAP (sTAP)

VERIFICATION PLAN

IP Rev. 2020WW05-PIC6-V1
January 2020

Intel Top Secret



Copyright © Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED OR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.



Contents

1	About This Document	8
1.1	Audience	8
1.2	References	8
1.3	Contact Information.....	8
1.4	Terminology	8
1.5	Document Revision History	9
2	Overview.....	10
2.1	IP Description	10
2.2	Block Diagram	11
2.3	Testbench Description.....	11
2.4	Verification Scope.....	11
2.5	Dependencies/Assumptions	11
3	Verification Environment	12
3.1	SoC-Specific Validation.....	12
3.2	Validation Parameters	12
3.3	Verification Libraries	12
3.4	Testbench Components and Connectivity.....	12
3.5	IP/IPSS Environment	12
3.5.1	Environment Files.....	12
3.5.2	Configuring the IP/IPSS Environment.....	12
3.5.3	Saola Environment Walkthrough	13
3.5.4	Saola/RAL Components.....	13
3.5.5	System Manager	13
3.5.6	Fuse	13
3.5.7	Safety Designer / Verifier	13
3.6	Sequences.....	13
3.6.1	Sequence for Bringing up the IP/IPSS	13
3.6.2	BFM Sequences.....	13
3.6.3	IOSF Primary/Sideband BFM Sequences	14
3.6.4	Other Reusable Sequences	15
3.6.5	IP/IPSS Test Sequences	15
3.6.6	SoC Requirements for Sequence Reuse	15
3.6.7	Sequence File Dependencies	15
3.6.8	Sequence Writing	15
3.7	Using the Runtime or Post-Processing Checkers	15
3.8	Environment Settings and Files	16



3.8.1	Base Test	17
3.8.2	Configuration Object.....	18
3.8.3	API.....	18
3.9	Description of Reusable Tests.....	18
3.10	Description of Reusable Automation Scripts	18
3.11	Supported Compiler Options for Simulation.....	18
3.12	Reusable Simulation RUNMODEs	18
3.13	Testbench Tools	18
3.14	Testbench Utilities for Address, IP State, and Memory	19
3.15	Simulation Stages	19
3.16	Environment Setup and Test Run	19
3.16.1	Downloading the IP	19
3.16.2	Environment Setup.....	19
3.16.3	Commands for Test Simulation, Verdi, Regression	19
3.17	Testbench Output.....	21
4	Verification Strategy	22
4.1	High-Level Verification Strategy	22
4.1.1	Methodology	22
4.1.2	Stimulus Strategy	22
4.1.3	Coverage Strategy	22
4.1.4	Checking Strategy	22
4.1.5	Formal Verification Strategy	23
4.1.6	Debug Strategy.....	23
4.1.7	Security Strategy	23
4.1.8	Safety Verification Strategy	23
4.2	Verification Strategy for Areas of Special Emphasis.....	23
4.2.1	Reset Verification	23
4.2.2	Control Register and Fuse Verification	23
4.2.3	Power Management Verification	23
4.2.4	Mixed Signal Verification	23
4.2.5	Performance Verification	23
4.2.6	Security Verification	24
4.2.7	Safety Verification	24
4.2.8	Error Scenario Verification	24
4.2.9	Design for Test (DFT) Verification.....	24
4.2.10	Design for Validation (DFV) Verification.....	24
4.2.11	Firmware Verification	24



4.2.12	Software / Driver Verification.....	24
4.2.13	Timer / Counter Verification.....	24
4.3	Reuse Strategy	24
4.3.1	Local Reuse for IP Verification.....	24
4.3.2	Reuse of IP or Subsystem Verification Collateral for SoC	24
5	Flows.....	25
5.1	Bring-up Flow Details.....	25
5.2	Linkup/Down Flow Details.....	25
5.3	Reset Flow Details	25
5.4	Upstream/Downstream Traffic Flow Details	29
5.5	PM Entry/Exit Flow Details	29
5.6	Safety Entry/Exit Flow Details	29
5.7	Other Flow Details	29
6	Test Scenarios	30
6.1	IP Integration "First Bring-up/Debug" Test.....	30
6.2	Register Access through RAL.....	30
6.3	PCIE Configuration Space	30
6.4	Register Access Policies and Attributes	30
6.5	Security Features	30
6.6	Safety Features.....	30
6.7	Datapaths	30
6.7.1	Upstream/Downstream Traffic	30
6.7.2	Various Transfer Rates.....	30
6.7.3	Other.....	30
6.8	Interrupt Verifications	30
6.9	Straps.....	31
6.10	Fuses.....	31
6.11	IP-specific Clocks and Reset Tests	31
6.12	Device and Function Disablement/Enablement	31
6.13	Sequences to Support SoC Power Gating and Flows	31
6.14	Sequences to Support SoC Reset Flows	31
6.15	Sequences to Support SoC Performance	31
6.16	Linkup/Down	31
6.17	Co-IP Validation Test Scenarios	31
6.17.1	Register Access through RAL to Co-IPs.....	31
6.17.2	Security Features and SAI Validation of Co-IPs	31
6.17.3	Safety Features and Validation of Co-IPs.....	31



6.17.4	Straps, Fuses, and Configuration of Co-IPs	32
6.17.5	Power Gating Verification of Co-IPs	32
6.17.6	Other Test Scenarios	32
6.18	Other Specific Functional Scenarios	32
7	Stimulus Details	33
7.1	IP Power Up and Reset—Example	33
7.2	Initial IP Configuration—Example.....	33
7.3	Dynamic IP Configuration—Example	33
7.4	Dynamic Injectors—Example.....	33
7.5	Stimulus Generation—Example.....	33
7.6	Transaction Classes / Sequence Items—Example.....	33
7.7	Sequencers / Sequence Drivers—Example	33
7.8	Sequences / Sequence Libraries—Example	34
7.9	Tests and Test Templates—Example	34
7.10	Test Lists and Regressions—Example	34
8	Coverage Details	36
8.1	Coverage Tools —Example.....	36
8.2	Functional Coverage Conditions —Example	36
8.3	Code Coverage—Example	36
8.4	Coverage Indicators—Example	36
9	Checking Details	37
9.1	Scoreboard and Checker	37
9.1.1	Transaction Packet from the JTAGBFM Input Monitor to Scoreboard.....	38
9.1.2	Transaction Packet from Input Monitor to Scoreboard	39
9.1.3	Transaction Packet from the JTAGBFM Output Monitor to Scoreboard.....	39
9.1.4	Transaction Packet from the Output Monitor to Scoreboard	39
9.1.5	Using the Scoreboard	40
9.1.6	API.....	40
9.1.7	Examples for Using the Scoreboard	40
9.1.8	Error Messages	40
10	Debug Details	41
11	Formal Verification Details—Optional if no FV/FPV	42
12	IP or Subsystem Verification Milestones	43
12.1	Milestones	43
12.2	Other Indicators	43
13	Validation Risks.....	44





1 About This Document

1.1 Audience

The information in this document is intended to describe the verification strategy and plans for this IP.

It is written as a Test Plan for the IP verification team, describing how the IP *is going to be* tested. The same document is published as a Verification Reference for an SoC team to see how the IP *was* tested.

1.2 References

If you need more information on this IP, you may find these documents helpful:

- sTAP Architecture Description
- sTAP Reference Manual
- sTAP Integration Guide

1.3 Contact Information

Table 1.

Name	Function	Email
Bulusu, Shivaprashant	Verification	shivaprashant.bulusu@intel.com
Bandana, V, Sudheer	Verification	sudheer.v.bandana@intel.com

1.4 Terminology

This chapter lists the definition of key terms used in this document.

Term	Definition
Assertion	A property that is true at all times.
Assertion coverage	A measure of how thoroughly an assertion has been exercised.
TAP	Test Access Port
sTAP	Slave TAP
mTAP	Master TAP
TAPNW	0.7 TAP Network
OVM	Open Verification Methodology
IP	Intellectual Property
SoC	System on Chip
FSM	Finite State Machine
WSP	Wrapper Serial Port
WTAP	Wrapper TAP
WTAPNW	WTAP Network



Term	Definition
FUB	Functional Unit Block
CLTAPC	Chip Level TAP Controller
TAPC	TAP Controller
Env	Validation/Test Environment
HAS	High Level Architectural Specification
MAS	Micro level Architectural Specification
IEEE	Institute of Electrical and Electronics Engineers
SV	SystemVerilog
SVA	SystemVerilog Assertions
TB	Test Bench
GLS	Gate Level Simulation
RTL	Register Transfer Level
TLM	Transaction Level Modeling
TBD	To Be Done
Rev	Revision
DFT	Design For Test
IR	Instruction Register
DR	Data Register
DUT	Design Under Test
IRR	Intel Reuse Repository
FPV	Formal Property Verification
MDA	Multi Dimensional Array

1.5 Document Revision History

Author	Revision No.	Description	Revision Date
	Rev0.1		
	Rev0.5		
	Rev0.8		
Shivaprashant Bulusu	Rev1.0	1st Revision	
Sudheer V Bandana	1.0 v7	Revision with HDK update	



2 Overview

2.1 IP Description

The JTAG 1149.1 specification is an industry standard test interface originally intended for boundary scan testing of the interconnect board traces between integrated circuits on a motherboard. It continues to provide IO pin connectivity testing between components and it there several additional 1149.x standards to address more diverse IO topologies and test techniques. Another important use for the 1149.1 TAP is the serial communication protocol to access private registers for testing and debugging SoC components.


The sTAP is partitioned into many FUBs in order to separate out the parts that to be configurable for implementation in an SoC or other IPs and the parts that will remain fixed.

The sTAP consists of following modules.

- sTAP: the top module, which instantiates the following nine modules:
 - stap_irreg: generates parallel instruction output from TDI
 - stap_irdecoder: instantiates the following sub module:
 - ♦ stap_decoder: a generic configurable decoder module
 - stap_drreg: instantiates the following sub modules:
 - ♦ stap_data_reg: a generic configurable register module
 - ♦ stap_remote_data_reg: This module provides control signals for data registers that are placed outside the sTAP module.
 - stap_tdomux: controls the data flow from the data and instruction registers
 - stap_fsm: controls the operation of the TAP
 - stap_tapnw: generates the required control signals for 0.7 networks
 - stap_wtapnw: generates required control signals for wTAP networks
 - stap_glue: contains out-of-band control and data signals logic that connects various modules
 - stap_bscan: generates boundary scan signals

2.2 Block Diagram

Figure 1. Module sTAP block diagram



2.3 Testbench Description

The Verification ENV is in OVM methodology. The Testbench architecture is illustrated below. The exact files for each block are provided in the diagram. The Env class is extended from the `ovm_env`. It instantiates all the OVM components: master agent, slave agent, Scoreboard, Coverage, and OVM report.

2.4 Verification Scope

The usage of this verification environment is primarily to validate the IP. When used at the SoC level, the JTAGBFM was used to configure all the registers. This document outlines how to use the IP at SoC level.

2.5 Dependencies/Assumptions

It is assumed that all subIPs comes as a fully validated subIP. Thus, the testbench does not specifically target coverage of all subIPs.



3 Verification Environment

3.1 SoC-Specific Validation

Verification areas that cannot be tested by the IP/IPSS and have to be tested by the SoC. Call out high-risks and assumptions.

3.2 Validation Parameters

This section is documented in the Integration Guide (located in the 'doc' directory for this release).

3.3 Verification Libraries

This section is documented in the Integration Guide (located in the 'doc' directory for this release).

3.4 Testbench Components and Connectivity

This section discusses major validation structures included in drop, how they connect to the DUT, and how they're used.

The following subsections are documented in the Integration Guide (located in the 'doc' directory for this release):

- Testbench Directory Structure
- Test Islands
- Test Island Interfaces
- Checkers and Trackers
- Monitors
- Scoreboards
- BFM's
- Collage or Sandbox Files

3.5 IP/IPSS Environment

Refer to Integration Guide section Testbench Overview and section TestIsland. There is no Usage of Saola (included in the 'doc' directory for this release).

3.5.1 Environment Files

Refer to Verif/tb/ and Verif/tests/ for Environment files and description.

3.5.2 Configuring the IP/IPSS Environment

Not applicable to this IP/IPSS



3.5.3 Saola Environment Walkthrough

Not applicable to this IP/IPSS

3.5.4 Saola/RAL Components

Not applicable to this IP/IPSS; none of the RAL components are used for this IP.

3.5.5 System Manager

Not applicable to this IP/IPSS

3.5.6 Fuse

Not applicable to this IP/IPSS

3.5.7 Safety Designer / Verifier

Not applicable to this IP/IPSS

3.6 Sequences

Sequences are located at: `$IP_ROOT/verif/tb/STapSequences.sv`.

For stimulus-related sequences, see section 7.7, Sequencers / Sequence Drivers—Example.

3.6.1 Sequence for Bringing up the IP/IPSS

SlvIdcode and Bypass sequences are used for Bringing up the IP.

3.6.2 BFM Sequences

Sequence Name	Description	Parameters	Saola Phase
MultipleTapRegisterAccess	<p>1st argument: ResetMode This 2-bit mode defines the way the user wants to reset the TAP.</p> <p>2'b00: No reset. 2'b01: Asserts the reset_b 2'b10: Enables the TMS for 5 clock cycles. 2'b11: Asserts powergood_rst_b</p> <p>2nd argument: Address: The address or instruction Opcode. 3th argument: Data: The data that needs to be loaded in the selected register. 4th argument: Address_Length: The address width. 5th argument: Data_Length: The data width.</p>	ResetMode, Address, Data, Address_length, Data_length	Not used



Sequence Name	Description	Parameters	Saola Phase
ExpData_ MultipleTapRegisterAccess	<p>1st argument: ResetMode This 2-bit mode defines the way the user wants to reset the TAP. 2'b00: No reset. 2'b01: Asserts the reset_b 2'b10: Enables the TMS for 5 clock cycles. 2'b11: Asserts powergood_rst_b</p> <p>2nd argument: Address: The address or instruction Opcode.</p> <p>3rd argument: addr_len: The address width.</p> <p>4th argument: Data: The data that needs to be loaded in selected register.</p> <p>5th argument: Expected_Data: The data that is expected to come out.</p> <p>6th argument: Mask_Data: The field of Expected_data that needs to be compared with the field of Data.</p> <p>7th argument: Data_len: The data width.</p>	ResetMode, Address, addr_len, Data, Expected_Data, Mask_Data, Data_len	Not used
ReturnTDO_ExpData_ MultipleTapRegisterAccess	<p>1st argument: ResetMode This 2-bit mode defines the way the user wants to reset the TAP. 2'b00: No reset. 2'b01: Asserts the reset_b 2'b10: Enables the TMS for 5 clock cycles. 2'b11: Asserts powergood_rst_b</p> <p>2nd argument: Address: The address or instruction Opcode.</p> <p>3rd argument: addr_len: The address width.</p> <p>4th argument: Data: The data that needs to be loaded in selected register.</p> <p>5th argument: Expected_Data: The data that is expected to come out.</p> <p>6th argument: Mask_Data: The field of Expected_data that needs to be compared with the field of Data.</p> <p>7th argument: Data_len: The data width.</p> <p>8th argument: ReturnedTDO: TDO that comes back. This should be a locally declared variable in the test. Usage is shown in Code 7.</p>	ResetMode, Address, addr_len, Data, Expected_Data, Mask_Data, Data_len, Returnedtdo	Not used

3.6.3 IOSF Primary/Sideband BFM Sequences

Not applicable to this IP/IPSS



3.6.4 Other Reusable Sequences

Not applicable to this IP/IPSS; sequences are not re-usable as the SoC Hierarchy determines the test content.

3.6.5 IP/IPSS Test Sequences

Refer to Table 2 for IP Test Sequences.

3.6.6 SoC Requirements for Sequence Reuse

Not applicable to this IP/IPSS; this is the parameterized IP.

3.6.7 Sequence File Dependencies

Not applicable to this IP/IPSS; all sequences are used from the JTAG BFM.

3.6.8 Sequence Writing

Table 2. sTAP Test Sequences

Test Sequence Name	Test Sequence Function
TapSequenceTry	A spare sequence for development teams to try out various customer requested features.
TapSequenceBypass	Bypass Sequence: places the sTAP in bypass mode and transfers the data.
TapSequenceMultipleTapRegisterAccess	Register Access: accesses all the registers present in the sTAP.
TapSequenceNetworkRegisterAccess	Accesses the wTAP network and 0.7 TAP NW registers and then accesses the data registers.
TapSequenceBoundaryRegisterAccess	Accesses the Boundary Scan registers.
TapSequenceFsmStates	Transits all the FSM states and checks that the register has the right value.
TapSequenceTmsGlitch	Produces a glitch on the ftap_tms port in TLRS (Test Logic Reset) state and then asserts ftap_tms high for three cycles.
TapSequenceRandom	Randomly chooses various opcodes in the design, writes random data, and then reads it back.
TapSequenceRemoteTDR	Performs a write followed by a read to different remote TDRs.
TapSequenceBoundaryRegisterAccessWoReset	Due to a known limitation in Scoreboard when testing Boundary Scan, in order to consecutively access a register twice without a reset in between, you must disable Scoreboard. In this situation, disable Scoreboard and use the Expect_Data API.

3.7 Using the Runtime or Post-Processing Checkers

Assertions in the run phase are complaint with IEEE1149.1/.7. At the end of the simulation, the checker writes a `JtagBfmTracketPri.out` file containing the log of the various transactions executed on the DUT to the `$IP_ROOT/pwa/results/tests/<test_name>` directory.



3.8 Environment Settings and Files

Defines are available in the below path:

\$IP_ROOT/source/rtl/include

The recommended approach is to instantiate the sTAP Env using type-based factory method, as shown below:

```
// Instantiating the TAP Env: Type-Based Factory Approach
// sTAP ENV TapBaseTest
// From file TapBaseTest.sv

class TapBaseTest extends ovm_test;

    // Factory Registration
    `ovm_component_utils(TapBaseTest)

    TapEnv Env;
    TapReportComponent ReportObject;
    ovm_report_handler ReportComponent;

    // Using type-based factory method
    Env = Env::type_id::create("Env", this);

    ...
endclass
```

Here is a code snippet of the actual test. First, in order to emulate the Debug Life Cycles States, the sequencer of Dfx Secure Plugin Agent is used to drive the SECURITY_LOCKED policy on the policy bus. Next, the fdfx_powergood is asserted using the JTAG BFM sequencer to remove the TAP out of reset. Then the SECURITY_UNLOCKED sequence is run to set the correct set of features that are visible either to Intel, selective customer or to all. Then the actual test case sequence is executed.

```
class TapTestBypass extends STapBaseTest;

    `ovm_component_utils(TapTestBypass)
    SecurityLocked      SL;
    PowergoodReset      PG;
    SecurityUnlocked    SUL;
    TapSequenceBypass  SP;

    function new (string name = "TapTestBypass", ovm_component parent = null);
        super.new(name,parent);
    endfunction : new

    virtual function void build();
        super.build();
    endfunction : build

    virtual task run();
        ovm_report_info("TapTestBypass","Test Starts!!!");
        SL = new("Security Locked Mode");
        PG = new("Powergood reset");
        SUL = new("Security Unlocked Mode");
        SP = new("ALL Primary Mode");

        //PG.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        SL.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        PG.start(Env.stap_JtagMasterAgent.Sequencer);
        SUL.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        SP.start(Env.stap_JtagMasterAgent.Sequencer);
        ovm_report_info("TapTestBypass","Test Completed!!!");
        global_stop_request();
    endtask : run
endclass : TapTapBypassTest
```




By default, all assertions are turned on. Pass INTEL_SVA_OFF switch to turn it off .

3.8.1 Base Test

Top-Level Environment "STapEnv" is instantiated in Base Test Class. Also contains Configuration Parameters to configure using the "set_config_int" method.

```
class STapBaseTest #(`STAP_DSP_TB_PARAMS_DECL) extends ovm_test;

    STapEnv #(`STAP_DSP_TB_PARAMS_INST) Env;
    STapReportComponent ReportObject;
    ovm_report_handler ReportComponent;

    // Constructor
    function new (string name = "STapBaseTest", ovm_component parent = null);
        super.new(name,parent);
        ReportComponent = new;
        ReportComponent.set_max_quit_count(2);
        ReportObject = new("ReportObject" , this);
        ReportObject.set_report_verbosity_level_hier(OVM_NONE);
    endfunction : new

    // Register component with Factory
    `ovm_component_param_utils(STapBaseTest #(`STAP_DSP_TB_PARAMS_INST))

    /// Virtual pin Interface for connection to the ENV
    //virtual stap_pin_if pin_if;

    // Build
    virtual function void build();
        super.build();
        set_config_int("Env", "has_scoreboard", 1);
        set_config_int("Env", "has_cov_collector", 1);
        set_config_int("Env", "quit_count", 2);
        set_config_int("Env", "set_verbosity", OVM_DEBUG);
        set_config_int("Env", "enable_clk_gating", OVM_ACTIVE);
        set_config_int("Env", "park_clk_at", OVM_PASSIVE);
        // Hassan This will stop random sequences from starting at their own
        set_config_int("Env.stap_JtagMasterAgent.Sequencer", "count", 0);
        set_config_int("Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr",
"count", 0);
        Env = STapEnv#(`STAP_DSP_TB_PARAMS_INST)::type_id::create("Env", this);
        // Enabling runtime tracker
        set_config_int("*", "jtag_bfm_tracker_en", 1);
        set_config_string("*", "tracker_name", "sTAP");
        set_config_int("*", "jtag_bfm_runtime_tracker_en",1);

    endfunction : build

    //Connect Pin Interface to The ENV
    //function void connect();
    //    Env.assign_vi(PinIf);
    //endfunction: connect

    // Run Task
    virtual task run();
        ovm_report_info("STapBaseTest","Test Starts!!!");
        ovm_report_info("STapBaseTest","TapBase Test Completed!!!");
        global_stop_request();
    endtask : run
```



```
endclass : STapBaseTest
```

3.8.2 Configuration Object

Not applicable to this IP/IPSS

3.8.3 API

Not applicable to this IP/IPSS

3.9 Description of Reusable Tests

Not applicable to this IP/IPSS

3.10 Description of Reusable Automation Scripts

Refer to the Integration Guide, Generating CONfigutaion Parameters, for more information (included in the 'doc' directory for this release).

3.11 Supported Compiler Options for Simulation

The supported options follow standard compiler options available. (+FSDB, +verbosity etc) so it is not specifically called out here.

3.12 Reusable Simulation RUNMODES

Not applicable to this IP/IPSS

3.13 Testbench Tools

Table 3. Testbench Tools

Tool	Version
Operating System	CPU=x86_64
Simulator	VCSMX P-2019.06-SP1-1
Verification Language	OVM 2.1.1_2
RTL Language	System Verilog
ESL Language	NA
Bug Reporting system	HSDDES
Source Control Tool	Git
User Simulation Area	IRR Download Path
Run/Build Script	make run_vcs CUST=<CUST>
Regression Script	scripts/run_all_configs
Results Reporting Script	Observe Log file at the end of simulation
Coverage Report Script	Scripts/get_coverage

NOTES:

1. All of the tools are sourced from `customer toolfile.dat`



3.14 Testbench Utilities for Address, IP State, and Memory

Not applicable to this IP/IPSS

3.15 Simulation Stages

The testbench has all of the sequences in OVM; there is no phasing explicitly called out for Op5.

3.16 Environment Setup and Test Run

Describe the commands and steps needed to set up the environment and run a test.

3.16.1 Downloading the IP

To setup release flow:

```
kinit (then enter password)
wash -n -g soc socrtl hdk22nm soc73 sbx socenv <*for IP Release usage add
Unix group for your IP Library in IPX*> <*also as needed add unix group protecting you
directory/WARD*>
/p/hdk/bin/setproj -p siphdk -cfg SBXA0P05
setenv ipxclient_ALT0 prod; setenv IPX_PH1_ALT0 1
setenv ship_ALT0 19.02.020; setenv ship_proj_ALT0 IPXPilot.p003; setenv
ip_release_ALT0 19.02.019; setenv NOBLE_HIP_FLOW_ALT0 IPXPilot.p023;setenv indicator_ALT0
IPXPilot.p002
setup -d -t ip_release -b none -ath ship -at ipx_services -ov <path to your
stod>/<work area name e.g. ipx-sbx-ww07>
setenv PATH "$IPXPATH":"$PATH"; pi login $USER; p4 login -a
```

To download the IP:

```
pi ip load dteg_tap.stap@1.PIC56
```

3.16.2 Environment Setup

1. Wash unwanted groups:

```
wash -n dfxsip sip soc siphdk dk10nm hdk10nm hdk10nmproc soc71proc dk1273
soc73 soc73proc cdftsip cdft
```

2. Source the HDK env:

```
source /p/hdk/rtl/hdk.rc -cfg sip
```

3. This is the command if want to resource the env on the same shell:

```
source /p/hdk/rtl/hdk.rc -cfg sip -reentrant
```

3.16.3 Commands for Test Simulation, Verdi, Regression

Defines are available in the path below:

```
$IP_ROOT/source/rtl/include
```

The recommended approach is to instantiate the STAP Env using type-based factory method, as shown below:

```
// Instantiating the TAP Env: Type-Based Factory Approach
// STAP ENV TapBaseTest
```



```
// From file TapBaseTest.sv

class TapBaseTest extends ovm_test;

    // Factory Registration
    `ovm_component_utils(TapBaseTest)

    TapEnv Env;
    TapReportComponent ReportObject;
    ovm_report_handler ReportComponent;

    // Using type-based factory method
    Env = Env::type_id::create("Env", this);

    ...
endclass
```

Here is a code snippet of the actual test. First, in order to emulate the Debug Life Cycles States, the sequencer of DfX Secure Plugin Agent is used to drive the SECURITY_LOCKED policy on the policy bus. Next, fdfx_powergood is asserted using the JTAG BFM sequencer to remove the TAP out of reset. Then the SECURITY_UNLOCKED sequence is run to set the correct set of features that are visible either to Intel, selective customer or to all. Then the actual test case sequence is executed.

```
class TapTestBypass extends stapBaseTest;

    `ovm_component_utils(TapTestBypass)
    SecurityLocked      SL;
    PowergoodReset      PG;
    SecurityUnlocked    SUL;
    TapSequenceBypass  SP;

    function new (string name = "TapTestBypass", ovm_component parent = null);
        super.new(name,parent);
    endfunction : new

    virtual function void build();
        super.build();
    endfunction : build

    virtual task run();
        ovm_report_info("TapTestBypass","Test Starts!!!");
        SL = new("Security Locked Mode");
        PG = new("Powergood reset");
        SUL = new("Security Unlocked Mode");
        SP = new("ALL Primary Mode");

        //PG.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        SL.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        PG.start(Env.stap_JtagMasterAgent.Sequencer);
        SUL.start(Env.stap_DfxSecurePlugin_Agent.i_DfxSecurePlugin_Seqr);
        SP.start(Env.stap_JtagMasterAgent.Sequencer);
        ovm_report_info("TapTestBypass","Test Completed!!!");
        global_stop_request();
    endtask : run
endclass : TapTapBypassTest
```

By default, all assertions are turned on. You can turn off the assertions by passing the switch INTEL_SVA_OFF

4. Navigate to the directory where you downloaded the IP package.
5. To compile the model:

Please do `setenv JTAG_BFM_VER <Download path of JTAGBFM>` in `cfg/ace/templates/custom_post.env.template`

`make run_vcs CUST=<CUST>`



6. To run simple tests:

a. To run a basic test:

```
make run_vcs_test CUST=<CUST>
```

b. To run the sample IP-level test (included in the release):

```
make run_vcs_test CUST=<CUST> TESTCASENAME=<testcasename>
```

c. To run the test interactively:

```
make run_vcs_test_GUI CUST=<CUST> TESTCASENAME=<testcasename>
```

3.17 Testbench Output

Simregress is used to run test content and the output of the runs is placed in folder:
\$IP_ROOT/regression/default/<regression_list>/<test_name>/acerun.log

Full OVM verbosity is enabled with:

```
+OVM_VERBOSITY=OVM_FULL
```

Simregress is used to run test content and the output of the runs is placed in folder:
\$IP_ROOT/regression/default/<regression_list>/



4 Verification Strategy

The IP verification strategy focuses on IP features which are easily testable standalone at the IP level with the minimal testbench capabilities within that environment. It is intended to be supplemented with SoC level use model validation tests. The IP level tests are design to cover 100% of the features and achieve full feature, line, toggle, branch and FSM coverage of the IP RTL.

4.1 High-Level Verification Strategy

4.1.1 Methodology

The high level strategy is to target read write tests of each register in the design, target features of the design, analyze coverage and target any missing areas of coverage to achieve 100% toggle, line, branch and FSM coverage. All content is written using OVM sequences following OVM-Saola methodology. Cases are self checking and include the expected response.

4.1.2 Stimulus Strategy

All stimuli are applied from the OVM Driver from JTAG BFM, IOSF BFM, and Fuse VC. Test content is captured in sequences extend from OVM sequence class and are passed to the OVM driver as a transaction item.

- Fuse Puller key is currently random stimulus; it can also be applied in a directed stimulus to target corner cases.
- DRNG stimulus is currently directed but there is a provision to apply either Directed or Random Stimulus.
- TAP Stimulus is directed
- IOSF Stimulus is directed stimulus from Standard IOSF Primary VC which includes full compliance checker for IOSF spec, which takes care of most of the validation checks as far as IOSF protocol is concerned.

There is no other means of generating stimulus other than the Driver which receives the commands from the test case.

4.1.3 Coverage Strategy

Code Coverage is measured with Line Coverage, Conditional Coverage, Branch Coverage, and FSM Coverage. Functional coverage is measured with data bins. Both Functional coverage and Code coverage are generated with using "urg" command.

Run command to get Coverage:

```
make run_script SCRIPT='source scripts/get_coverage' CUST=<CUST_NAME>
```

4.1.4 Checking Strategy

The primary checking for the various tests is self-checking tests.

Scoreboard is enabled for IP checking. Testbench is also leveraging checking from BFMs to complement the checking solution. Many tests are self checking having expected output in test sequence.



4.1.5 Formal Verification Strategy

Not applicable to this IP/IPSS; formal verification is not set up for the IP.

4.1.6 Debug Strategy

Not applicable to this IP/IPSS; formal verification is not set up for the IP.

4.1.7 Security Strategy

The Scoreboard subscribes to the analysis ports of the JTAGBFM (Input and Output Monitors) as well as stap (Input and Output Monitors) to get transactions for processing. Various scenarios in the test environment are checked to see if they are covered.

4.1.8 Safety Verification Strategy

4.1.8.1 Safety HW Feature Verification Strategy

Refer to stap HAS Chapter 17 (included in the 'doc' directory for this release).

4.1.8.2 Safety SW Feature Verification Strategy

Refer to stap HAS Chapter 17 (included in the 'doc' directory for this release).

4.2 Verification Strategy for Areas of Special Emphasis

Not applicable to this IP/IPSS

4.2.1 Reset Verification

The IP has two resets: powergood reset and sideband reset. Resets are driven through Initial Block in TOP testbench. There is no verification for Reset Mechanism. There is one reset for CCU BFM present which is also driven from TOP Testbench.

4.2.2 Control Register and Fuse Verification

Not applicable to this IP/IPSS

4.2.3 Power Management Verification

Power management verification Validated in UPF test case.

4.2.4 Mixed Signal Verification

Not applicable to this IP/IPSS

4.2.5 Performance Verification

Not applicable to this IP/IPSS



4.2.6 Security Verification

Registers are secured with tap color.

4.2.7 Safety Verification

Not applicable to this IP/IPSS

4.2.8 Error Scenario Verification

Not applicable to this IP/IPSS

4.2.9 Design for Test (DFT) Verification

Not applicable to this IP/IPSS

4.2.10 Design for Validation (DFV) Verification

Not applicable to this IP/IPSS

4.2.11 Firmware Verification

Not applicable to this IP/IPSS

4.2.12 Software / Driver Verification

Not applicable to this IP/IPSS

4.2.13 Timer / Counter Verification

Not applicable to this IP/IPSS

4.3 Reuse Strategy

Not applicable to this IP/IPSS

4.3.1 Local Reuse for IP Verification

4.3.2 Reuse of IP or Subsystem Verification Collateral for SoC

At the SoC level for chipset, which is in ACE environment, the IP verification can be used directly.

In the SoC level for server, test development will be in SPF format which needs support for DTS/DTEG automation group.

For more information, refer to section 6.5 in Integration Guide (included in the 'doc' directory for this release).



5 Flows

5.1 Bring-up Flow Details

Refer to the STAP HAS section 3 (included in the 'doc' directory for this release).


5.2 Linkup/Down Flow Details

Not applicable to this IP/IPSS

5.3 Reset Flow Details

The BFM provides tasks that let you create a custom power sequence. In the figure shown below, a power sequence for an SoC is outlined. A separate unit senses the power bumps and generates `powergoorst_b` signal to all internal logic. For DHG products, this is the P-unit in the SoC. TAP IPs are tested with this power sequence. The commands from the BFM that let you do this are also shown in the bottom of the timing diagram.


Figure 2. SoC Power-Up Sequence #1



As shown in the following figures, the ForceReset task lets you drive reset ports as per the polarity given in the argument for the task call. The fdfx_powergood and trst_b are logically AND'ed inside TAP IPs and used.


As illustrated in the figure below, issuing a TRST_B while fdfx_powergood is asserted will not cause any access to the TAP. The default state of the TAP state machine in any reset condition is TLRS.

Figure 3. SoC Power-Up Sequence #2




The figure below shows the case of a free running TCK condition, as TMS is pulled high externally on a board by a weak pull-up, the TAP will remain in TLRS condition until all the resets are deasserted and a proper TMS is driven to start a valid transition.

Figure 4. SoC Power-Up Sequence #3



In the figure below, trst_b is asserted right in the middle of powergoodrst_b assertion window. Again, the TAP will remain in TLRS until a valid transaction occurs.

Figure 5. SoC Power-Up Sequence #4



5.4 Upstream/Downstream Traffic Flow Details

Not applicable to this IP/IPSS

5.5 PM Entry/Exit Flow Details

Not applicable to this IP/IPSS

5.6 Safety Entry/Exit Flow Details

Not applicable to this IP/IPSS

5.7 Other Flow Details

Not applicable to this IP/IPSS

6 Test Scenarios

Refer to section 3.6.

6.1 IP Integration "First Bring-up/Debug" Test

PowergoodReset and SecurityUnlocked are started in every test which will be used as Bring-up test.

6.2 Register Access through RAL

Not applicable to this IP/IPSS

6.3 PCIE Configuration Space

Not applicable to this IP/IPSS

6.4 Register Access Policies and Attributes

Not applicable to this IP/IPSS

6.5 Security Features

Secured through DFX Secutre policy. Refer to HAS section 16 (included in the 'doc' directory for this release).

6.6 Safety Features

Not applicable to this IP/IPSS

6.7 Datapaths

Not applicable to this IP/IPSS

6.7.1 Upstream/Downstream Traffic

Not applicable to this IP/IPSS

6.7.2 Various Transfer Rates

Not applicable to this IP/IPSS

6.7.3 Other

Not applicable to this IP/IPSS

6.8 Interrupt Verifications

Not applicable to this IP/IPSS



6.9 Straps

Not applicable to this IP/IPSS

6.10 Fuses

Not applicable to this IP/IPSS

6.11 IP-specific Clocks and Reset Tests

Most of tests will cover programming Clocks and Resets.

6.12 Device and Function Disablement/Enablement

Not applicable to this IP/IPSS.

6.13 Sequences to Support SoC Power Gating and Flows

Not applicable to this IP/IPSS.

6.14 Sequences to Support SoC Reset Flows

Not applicable to this IP/IPSS.

6.15 Sequences to Support SoC Performance

Not applicable to this IP/IPSS

6.16 Linkup/Down

Not applicable to this IP/IPSS

6.17 Co-IP Validation Test Scenarios

Not applicable to this IP/IPSS

6.17.1 Register Access through RAL to Co-IPs

Not applicable to this IP/IPSS

6.17.2 Security Features and SAI Validation of Co-IPs

Not applicable to this IP/IPSS

6.17.3 Safety Features and Validation of Co-IPs

Not applicable to this IP/IPSS



6.17.4 Straps, Fuses, and Configuration of Co-IPs

Not applicable to this IP/IPSS

6.17.5 Power Gating Verification of Co-IPs

Not applicable to this IP/IPSS

6.17.6 Other Test Scenarios

Not applicable to this IP/IPSS

6.18 Other Specific Functional Scenarios

Not applicable to this IP/IPSS



7 Stimulus Details

7.1 IP Power Up and Reset—Example

PowergoodReset describes the reset and powergood sequence.

7.2 Initial IP Configuration—Example

Stap has the following configurations defined.

- ADL
- ADP

7.3 Dynamic IP Configuration—Example

Once a test starts then there is no configuration that needs to be changed until the test gets completed.

7.4 Dynamic Injectors—Example

The injectors are TAP Driver from JTAG BFM. This takes in the command from the test sequences and then drives the pin interface with the intended stimulus for exercising the DUT.

7.5 Stimulus Generation—Example

The only way for generating stimuli is through standard OVM sequences.

7.6 Transaction Classes / Sequence Items—Example

Table 4. Transaction Classes

Transaction	Characteristics
TapInMonSbrPkt.sv, JtagBfmInMonSbrPkt.sv	This class captures the snapshot of input ports of the DUT that needs to be verified in Scoreboard.
TapOutMonSbrPkt.sv, JtagBfmOutMonSbrPkt.sv	This class captures the snapshot of output ports of the DUT that needs to be verified in Scoreboard.
STAPCLinkAdapterCfgPkt.sv	This class defines packet class which listed Fields of Adapter CFG Register.

JTAG BFM Path: /p/cdft/dteg/bfms/jtag_bfm/CHASSIS_JTAGBFM_2019WW17_R3.6

7.7 Sequencers / Sequence Drivers—Example

The sequencer STAP_TAP_Seqr is extended from JTAG Sequencer to drive JTAG traffic. stapSbRdSeq is extended from ovm_sequence for SB read. It connects iosfsbm sequences through the sequence library (STAP_SeqLib) to drive IOSF traffic.

Details about sequence item and more for these sub-IPs can be found in IOSF and JTAG documentation.



7.8 Sequences / Sequence Libraries—Example

Table 5. <Interface X> Sequences—Example

Name	Description	MS	Status
SINGLE_READ	Single read sent from <Interface X>	0.5	Coded
MULTI_RANDOM_RW	Multiple random reads/writes from <Interface X>	0.8	Planned

Table 6. <Interface Y> Sequences—Example

Name	Description	MS	Status
CR_WRITE	Single CR write sent from <Interface Y>	0.5	Coded
RAND_IO_CFG_MEM	Single random IO/Cfg/Mem access from <Interface Y>	0.8	Planned

Table 7. Virtual Sequences—Example

Name	Description	MS	Status
ADDR_CONFLICT	Simultaneous mem access to same address from <Interface X> and <Interface Y>. Uses result data compares to perform self-checking	0.8	Coded
RECOVER_FLOW	Multi-part sequence used to exercise the recover flow.	1.0	Planned

7.9 Tests and Test Templates—Example

Table 8. Directed Tests—Example

Name	Description	MS	Status
basic_init	Directed test for basic initialization	0.5	Passing
offset_calibration	Directed test for offset calibration. Configuration is random.	0.8	Coded

Table 9. Random Tests—Example

Name	Description	MS	Status
randmem	Random memory access test	0.5	Coded
ten_random_sequences	Ten random sequences from sequence library	0.8	Planned

7.10 Test Lists and Regressions—Example

Table 10. Regression and Other Test Lists—Example

Name	Description	MS	Status
doa.list	Basic set of tests used to determine dead-or-alive health. Used during initial bring-up stages of new collateral	0.5	Coded
level0.list	Gating regression for turnins. ~50 tests with fixed seeds. Appended as needed.	0.5+	Coded
level1.list	Regression list of ~300 tests with random configurations and random seeds. Appended as needed. Run ~3x/week.	0.5+	Coded, Passing 85%
soc_int_0.5.list	SoC integration list that is delivered to SoC for MS 0.5. Static IP configs. 5 tests (subset of L1). Verify passing for 0.5 drop.	0.5	Coded, Passing



Name	Description	MS	Status
soc_int_0.8.list	SoC integration list that is delivered to SoC for MS 0.5. Static IP configs. 85 tests (subset of L1). Verify passing for IP drop.	0.8	Planned
power.list	Special list of ~25 tests to stress power flows. Updated as needed, run weekly.	0.8	Planned
perf_bw.list	List of 10 high bandwidth tests developed for use by the performance team.	N/A	Planned



8 Coverage Details

8.1 Coverage Tools —Example

Information on how to setup and run the IP level regressions are contained in
\$IP_ROOT/README_cov.txt

VCS coverage tool will be used for getting the functional, code, toggle, assert coverage. To run coverage, below command is used.

```
$IP_ROOT/scripts/get_coverage
```

This invokes VCS simulation of each of the regression cases with coverage analysis turned on and collects the aggregate coverage using URG, displaying the results in HTML.

To invoke the DVE interactive viewer, use the following command after running get_coverage:

```
$IP_ROOT/scripts/run_dve
```

8.2 Functional Coverage Conditions —Example

Table 11. IP Functional Coverage Conditions—Example

Group	Name	Cases	Description	MS	Status
input_unit	all_us_txns	40	All upstream input unit transaction types	0.5	Coded, 80%
input_unit	no_credits	4	No credits available after init, per channel	0.5	Coded, 100%
input_unit	us_ds_conflict	9	Address conflicts in us/ds transactions	0.8	Planned
input_unit	errors	6	Post-reset recoverable input errors	1.0	Planned
fifo	fifo_full	2	Primary Fifo full, full-1	0.8	Coded, 0%
power	clk_gate	4	Post-reset clock gating duration	0.8	Planned
Current Coverage Summary	Current MS: Val 0.5	44 (/80)	0.5 Goal: 40-50% of all planned coverage - 36/46 (78%) of coded coverage - 36/80 (45%) of all est. planned coverage	0.5	78% / 45%

8.3 Code Coverage—Example

Code coverage is analyzed for the entire stap module excluding all sub-IPs.

```
COVERAGE REPORT:
SCORE  LINE  COND  TOGGLE  FSM  BRANCH  ASSERT  GROUP
99.80  100.00  100.00  100.00  100.00  100.00  98.83
```

8.4 Coverage Indicators—Example

After running the coverage, the coverage database that is located at the below location can be viewed to see if the coverage is hit or not and the total is reported here.

```
firefox tools/cov_rpt/AllCov/dashboard.txt
```

9 Checking Details

Table 12. Checkers—Example

Name	Description	MS	Status
IOSF Compliance	Passive verification module delivered with IOSF BFM that does dynamic checking of various IOSF interface rules. Will be enabled by default. May only be disabled during compile with +NO_IOSF_CHK. Checker assertions may be ignored if specific assertions are added to \$IP_ROOT/sva_control/ignore.sva	0.5	Enabled
Input Scoreboard	Main dynamic scoreboard checker used to detect dropped or corrupted transactions. Will be enabled by default. Can be disabled from test run commandline using -NO_INP_SB_CHK	0.5	Enabled
Rcomp Checker	Dynamic checks for a variety of rcomp rules / protocols. Will be enabled by default. Can be disabled from test run commandline using -NO_RCOMP_CHK	0.8	Planned
Data Checker	End-of-test dynamic check to ensure contents of local memory match expected values from the specified test's mem.out file	0.8	Coded
Power Flow Checker	Post-process power flow checker (inherited) that operates on power.log. Will only be enabled on power regression, disabled by default. Enable using =PWR_CHK on test commandline.	0.8	Coded
Performance Checks	Performance checks will be owned by the performance team.	N/A	N/A
Misc SVAs	Embedded SVAs used throughout the design to detect illegal conditions. Will be enabled by default. Failing assertions can be ignored if specific assertions are added to \$IP_ROOT/sva_control/ignore.sva	0.5+	Ongoing
Test Self-Check	Note to highlight that many directed tests do self-checks as part of the test.	0.5+	N/A

9.1 Scoreboard and Checker

- Downstream path (IOSF SB and JTAG):

There is a full scoreboard on this path, which includes correct checking of ordering as well as the packet bytes integrity checking. Possibility of out of order dispatch of requests (P & NP) by stap inorder to pull the Fuses and DRNG Key. It is assumed for queuing checking purposes. As soon as we drives a packet into stap, it will push the expected packet into the downstream queue. If there is no out of order grant from the IOSF SB BFM, all transactions will be "in-order" comparing the order at IOSF interface in downstream path. When there is an out of order grant from the IOSF bfm, there can be a swap between the order of certain P and NP requests coming out of stap IOSF master interface.

In case of JTAG packet injection, expected packets are injected by the environment layer into the downstream.

- Upstream path:

Scoreboard Calculates the Expected Output. If there is any mismatch between Expected Output and Actual output (From DUT), Scoreboard throws an error Message. On the other side assertions will fail if there are any mismatches.

Downstream checker should be able to take care of out of order checking due to the possibility of reordering between P and NP from stap hardware.

- Sideband path:

All stap register accesses are checked for attributes using Sideband and TAP interface.

Table 13.

Check Point	Objective	MS	Status
IOSF Compliance	Passive verification module delivered with IOSF SB BFM that does dynamic checking of various IOSF interface rules. Will be enabled by default.	1.0	Enabled
Input Scoreboard	Main dynamic scoreboard checker used to detect dropped or corrupted transactions. Will be enabled by default.	1.0	Enabled
Data Checker	End-of-test dynamic check to ensure contents of local memory match expected values from the specified test's mem.out file	1.0	Enabled
Power Flow Checker	Post-process power flow checker (inherited) that operates on power.log. Will only be enabled on power regression, disabled by default.	1.0	Enabled
Performance Checks	Performance checks will be owned by the performance team.	N/A	N/A
Test Self-Check	Note to highlight that many directed tests do self-checks as part of the test.	1.0	Enabled

Scoreboard is extended from the `ovm_scoreboard` class. This class does the data integrity check between the address and data sent by the input monitor with the accumulated TDO data sent by the output monitor. The TDO data from the output monitor is verified against the address from the input data when the state is Exit 1 IR. Similarly, the accumulated data is verified with data from the input monitor when the state is Exit 1 DR. When accessing the RW registers, this verification happens twice` for bypass and read-only registers it happens when the first data packet is received from the output monitor. While the transaction packet from the input monitor come at each clock cycle, the transaction packet from the output monitor only comes once the state comes out of the Shift IR or Shift DR state. Scoreboard also checks for the parallel data out captured by monitor.

Both stap interface and SB2TAP interface will use the same scoreboard.

9.1.1 Transaction Packet from the JTAGBFM Input Monitor to Scoreboard

The transaction packet from the JTAGBFM Input Monitor to Scoreboard is extended from the `ovm_sequence_item` class. The table below lists the transaction packet fields.

Table 14. JTAGBFM Input Monitor to Scoreboard Transaction Packet

Field	Description
FsmState	Present state of Input Monitor FSM
ShiftRegisterAddress	Value of the IR opcode that the JTAGBFM sent to the DUT (current IP under test)
ShiftRegisterData	Data to be shifted in by the JTAGBFM into the selected DR in the DUT (current IP under test)
Parallel_Data_in	Parallel data that is input to the DUT
Idcode	IDCODE that is strapped at input to the DUT
Power_Gud_Reset	Powergood reset that is issued to the DUT
tdi_shift_cnt	Provides a counter value that counts the number of shifts in SHDR. This counter resets upon entry into SHDR from CADR or E2DR and holds the value in E1DR, PADR, and E2DR.

9.1.2 Transaction Packet from Input Monitor to Scoreboard

The transaction packet from the Input Monitor to Scoreboard is extended from the ovm_transaction class. The table below lists the transaction packet fields.

Table 15. Input Monitor to Scoreboard Transaction Packet

Field	Description
Idcode	IDCODE that is strapped at input to the DUT
Parallel_Data_in	Parallel data that is input to the DUT
fdx_secure_policy	DFx Secure that is input to DUT
atapsecs_tck	Secondary JTAG clk pass-throughs that are input to the DUT
atapsecs_tms	Secondary JTAG tms pass-throughs that are input to the DUT
atapsecs_trst_b	Secondary JTAG trst_b pass-throughs that are input to the DUT
atapsecs_tdi	Secondary JTAG tdi pass-throughs that are input to the DUT
cntapnw_atap_tdo2	Secondary JTAG tdo2 pass-throughs that are input to the DUT
cntapnw_atap_tdo2_en	Secondary JTAG tdo2_en pass-throughs that are input to the DUT

9.1.3 Transaction Packet from the JTAGBFM Output Monitor to Scoreboard

The transaction packet from the JTAGBFM Output Monitor to Scoreboard is extended from the ovm_sequence_item class. The table below lists the transaction packet fields.

Table 16. JTAGBFM Output Monitor to Scoreboard Transaction Packet

Field	Description
ParallelDataOut	Parallel data from parallel out pins at UPDR
ShiftRegisterAddress	Accumulated TDO data at SHIR
ShiftRegisterData	Accumulated TDO data at SHDR
tdo_shift_cnt	Provides a counter value that counts the number of shifts in SHDR. This counter resets upon entry into SHDR from CADR or E2DR and this counter holds the value in E1DR, PADR, and E2DR.

9.1.4 Transaction Packet from the Output Monitor to Scoreboard

The transaction packet from the Output Monitor to Scoreboard is extended from the ovm_transaction class. The table below lists the transaction packet fields.

Table 17. Output Monitor to Scoreboard Transaction Packet

Field	Description
ParallelDataOut	Parallel data from parallel out pins at UPDR
dfxsecure_feature_en	Enable particular dfx secure feature
ftapsecs_tdo	Secondary JTAG port output from DUT
ftapsecs_tdoen:	Secondary JTAG port output from DUT
cntapnw_ftap_tck2	Secondary JTAG port output from DUT
cntapnw_ftap_tms2	Secondary JTAG port output from DUT

9.1.5 Using the Scoreboard

```
$IP_ROOT/pwa/results/tests/<test_name>/JtagBfmTrackerPri.out
```

This is not applicable for this IP. Please refer to the JTAG BFM Integration Guide for a list of APIs.

The Scoreboard does not have a separate instantiation.

[illegible]



10 Debug Details

In order to debug the IP, verbosity can be controlled by enabling FSDB in the list file.

```
+defaults -ace_args -simv_args +FSDB=ALL -ace_args-
```

For opening in verdi, the following commands can be used.

```
cd $IP_ROOT
```

```
simbuild -dut stap -ace_args ace -ccod -ice -view_debussy -verdi -ace_args- -lc  
-CUST ADP -lc-
```

Once Verdi is loaded, open the FSDB from the directory:

```
$IP_ROOT/regression/default/<test.list>/<test>/novas.fsdb
```



11 Formal Verification Details—Optional if no FV/FPV

Not applicable to this IP/IPSS



12 IP or Subsystem Verification Milestones

12.1 Milestones

Table 18. Development Verification Milestones (with example Status)

Milestone	Verification Tasks	Status
IP Val 0.0	(Prerequisite: HAS 0.0)	Received
	Planning effort complete for testbench and infrastructure changes per HAS 0.0 definition, Strategy sections complete in v0.0 Plan	Complete
	Coverage enabled	Complete
	Infrastructure enabling coded	Complete
IP Val 0.5 (Current MS)	(Prerequisite: HAS 0.5)	Received
	Testbench and infrastructure support for HAS 0.5 features	Complete
	Tests coded and passing for HAS 0.5 features	Complete
	Overall regression pass rate 50%-60% (SoC Val 0.5 reuse tests pass)	Complete
	Coverage coded for HAS 0.5 features	Complete
	Coverage at 40%-50% of estimated IP Val 1.0 targets	Complete
IP Val 0.8	(Prerequisite: HAS 0.8)	Received
	Testbench and infrastructure support for HAS0.8 features	
	Tests coded and passing for HAS 0.8 features (all features)	
	Overall regression pass rate of 75%-85% (SoC Val 0.8 reuse tests pass)	
	Coverage coded for HAS 0.8 features	
	Coverage at 70%-80% of estimated IP Val 1.0 targets	
IP Val 1.0	(Prerequisite: HAS 1.0)	
	Overall regression pass rate of 98% with all failures explained	
	Coverage at 95%	

12.2 Other Indicators

Not applicable to this IP/IPSS



13 Validation Risks

Not applicable to this IP/IPSS