

# Chassis Power Gating Central Controller Verification IP

## USER GUIDE

---

---

### Synopsis:

*This component should be used by all IPs (SIP,Fabric) that use the PGCB to validate its Chassis defined power gating interface. It is a System Verilog OVM component. The user can configure the number of SIP, Fabric and delays using parameters, configuration objects as well as constrained-random transactions. This VC will also consists of a monitor that scoreboards can subscribe to, a checker to check the Chassis defined power gating protocols and coverage collector.*

---

IP Rev 20175WW25  
~~June~~March ~~2023~~<sup>th</sup> 2017

## Copyright and Disclaimer Information

Copyright © 2012, Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any Intellectual property rights is granted by this document. Except as provided in Intel's terms and conditions of sale for such products, Intel assumes no liability whatsoever and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other Intellectual property right.

Unless otherwise agreed in writing by Intel, the Intel products are not designed or intended for any application in which the failure of the Intel product could create a situation where personal injury or death may occur.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.

## Contents

---

1	Introduction .....	8
1.1	Terminology .....	8
1.2	Tool Support.....	8
2	Overview.....	10
2.1	Applications .....	10
2.1.1	IP and Fabric test environment .....	10
2.2	Features.....	12
2.3	Control.....	18
2.4	Requirements .....	19
2.4.1	Specifications and Reference .....	19
2.4.2	Compute Environment .....	19
2.4.3	System Verilog Packages.....	19
2.5	Architecture.....	20
2.5.1	Class/Component Descriptions .....	20
3	Getting Started .....	21
4	Setting Up a Testbench Environment .....	22
5	Implementing Test Scenarios.....	23
6	Monitoring and Checking the Protocol .....	24
7	Agent Packages .....	27
8	Agent Parameters .....	28
9	Agent Interface.....	30
9.1	PowerGatingIF signals.....	30
10	Configuration Methods .....	31
10.1	Configuring the Agent .....	32
10.1.1	PowerGatingConfig .....	32
11	Transaction Sequence Item and Base Sequence .....	41
11.1	CCAgentSeqItem .....	41
11.1.1	Members .....	41
11.1.2	Constraints.....	41
11.1.3	CCAgentBaseSequence .....	42
11.1.4	waitForComplete .....	43
11.1.5	Commands .....	43
11.2	CCAgentResponseSeqItem.....	45
11.2.1	Members .....	45
11.2.2	Constraints.....	46

Revision	Date	Description
0.51	WW39	Initial version compliant to 0.7 version of the spec
0.51_v1	WW40	Added integration guide.
0.6	WW41	<ul style="list-style-type: none"> <li>Moved section 3,4,5 of this UG into the integration guide</li> <li>Modified TI to directly pass in the interface (to follow SIP methodology).</li> <li>Added IS_ACTIVE parameter in the TI which needs to be set to 0 in SOC level.</li> <li>Added a mode where the user can keep a particular fet ON even when all the conditions for turning off the fet is satisfied.</li> <li>Added waveform to show example of a master command and waitForComplete.</li> <li>Added documentation on waitForComplete bit in the base sequence.</li> <li>Added two new master commands to deassert pmc wake signal.</li> <li>Added two parameters NO_SIP and NO_FAB for environments that may have only SIP or only Fabric interface</li> </ul>
0.6_v1	WW41 .2	<ul style="list-style-type: none"> <li>Updated HDL file and added FAQ section in integration guide.</li> </ul>
0.7	WW43 .3	<ul style="list-style-type: none"> <li>Added tracker. See tracker userguide for details.</li> <li>Added configuration needed for tracker. Please see section 10 for the changes.</li> <li>Please see integration guide for examples on configuration.</li> <li>Added pok ports.</li> </ul>
0.71	WW46 .1	<ul style="list-style-type: none"> <li>Enhancements/Bug fixes</li> <li><a href="#">4796471</a> – tracker now prints Accessible flow properly</li> <li><a href="#">4796548</a> – user can now specify any tracker name.</li> <li>Updated block diagram.</li> <li>Added clarifications and fixed typos. See change bars</li> </ul>
0.72	WW47 .1	<ul style="list-style-type: none"> <li>Added a parameter IP_ENV_TO_CC_AGENT_PATH to avoid integration issues/name conflicts in FC.</li> <li>Bug fix 4796728 – printer fifo instance name is made unique now to avoid collision</li> <li>NOTE: in the previous version the parameters NO_FAB and NO_SIP were changed but not noted in the change bar.</li> </ul>
0.8	WW01	<ul style="list-style-type: none"> <li>Support for new restore flow.</li> <li>IMPORTANT NOTES <ul style="list-style-type: none"> <li>There is still support for ip_pmc_save_req_b and pmc_ip_save_ack_b for backward compatibility. IPs that have implemented the new restore flow should leave these signals unconnected.</li> <li>But the delay constraint parameters have been removed. Please see details in the userguide.</li> <li>IPs that have implemented the new restore flow changes should update to this version, make TI changes to remove save req/ack and connect restore and remove any reference to delay_save_ack and delay_restore_ack. No other changes are necessary.</li> </ul> </li> </ul>

		<ul style="list-style-type: none"> <li>Bug fix 4797397 – delay distribution now has been changed in favor of smaller values.</li> <li>Warm reset flow in the monitor/tracker.</li> <li>Pok flow changes in monitor/tracker.</li> </ul>									
0.82	WW11	<ul style="list-style-type: none"> <li>Bug fixes for AON Ips and fixed a typo in the config onject class.</li> <li>Also enforced a rule to make sure all Ips add a sideband EP using the AddSBEP method.</li> </ul>									
0.85	WW11	<ul style="list-style-type: none"> <li>Changed fabric power gating signal behavior and polarity as per Chassis 0.9 PG HAS.</li> <li>Added config to specify which SIP belong to which fabric.</li> </ul>									
2013WW24	WW24	<p>Bug fixes and documentation updates</p> <table border="1"> <tr> <td><a href="#">4966274</a></td><td><a href="#">PowerGatingMonitorSeqItem toString function returns empty string</a></td><td><a href="#">Enhancement Request</a></td></tr> <tr> <td><a href="#">5076719</a></td><td><a href="#">[Enhancement] FET protocol checks missing</a></td><td>Bug</td></tr> <tr> <td><a href="#">5076832</a></td><td><a href="#">missing package import in source/CC/CCAgentPkg.sv</a></td><td><a href="#">Enhancement Request</a></td></tr> </table>	<a href="#">4966274</a>	<a href="#">PowerGatingMonitorSeqItem toString function returns empty string</a>	<a href="#">Enhancement Request</a>	<a href="#">5076719</a>	<a href="#">[Enhancement] FET protocol checks missing</a>	Bug	<a href="#">5076832</a>	<a href="#">missing package import in source/CC/CCAgentPkg.sv</a>	<a href="#">Enhancement Request</a>
<a href="#">4966274</a>	<a href="#">PowerGatingMonitorSeqItem toString function returns empty string</a>	<a href="#">Enhancement Request</a>									
<a href="#">5076719</a>	<a href="#">[Enhancement] FET protocol checks missing</a>	Bug									
<a href="#">5076832</a>	<a href="#">missing package import in source/CC/CCAgentPkg.sv</a>	<a href="#">Enhancement Request</a>									
2013WW25	WW25	<ul style="list-style-type: none"> <li>DFX support for fdfx_pgcb_bypass and fdfx_pgcb_ovr signals in driver and tracker/monitor (no checks added but coverage will be added for these signals)</li> <li>D3/D0i3 support in tracker/monitor (no checks added)</li> </ul>									
2013WW26	WW26	<ul style="list-style-type: none"> <li>Added coverage model (see tracker/monitor userguide).</li> <li>Made following bug fixes.</li> </ul> <table border="1"> <tr> <td><a href="#">5077365</a></td><td><a href="#">Assertions are not using fab_pmc_pg_rdy_ack_b, fab_pmc_pg_rdy_nak_b synced to PMC clockdomain</a></td><td><a href="#">Bug</a></td></tr> <tr> <td><a href="#">5077849</a></td><td><a href="#">pok values in the monitor not reset correctly during global reset event</a></td><td>Bug</td></tr> </table>	<a href="#">5077365</a>	<a href="#">Assertions are not using fab_pmc_pg_rdy_ack_b, fab_pmc_pg_rdy_nak_b synced to PMC clockdomain</a>	<a href="#">Bug</a>	<a href="#">5077849</a>	<a href="#">pok values in the monitor not reset correctly during global reset event</a>	Bug			
<a href="#">5077365</a>	<a href="#">Assertions are not using fab_pmc_pg_rdy_ack_b, fab_pmc_pg_rdy_nak_b synced to PMC clockdomain</a>	<a href="#">Bug</a>									
<a href="#">5077849</a>	<a href="#">pok values in the monitor not reset correctly during global reset event</a>	Bug									
2013WW30	WW30	<ul style="list-style-type: none"> <li>The following changes have been made</li> </ul> <table border="1"> <tr> <td><a href="#">5077770</a></td><td><a href="#">[Chassis ECN] make default value of restore_b configurable as per Chassis PM ECN 1570775</a></td><td>Does not affect any SPT IP</td></tr> <tr> <td></td><td>Changes made for performance speed-up</td><td>Not a functional change</td></tr> </table>	<a href="#">5077770</a>	<a href="#">[Chassis ECN] make default value of restore_b configurable as per Chassis PM ECN 1570775</a>	Does not affect any SPT IP		Changes made for performance speed-up	Not a functional change			
<a href="#">5077770</a>	<a href="#">[Chassis ECN] make default value of restore_b configurable as per Chassis PM ECN 1570775</a>	Does not affect any SPT IP									
	Changes made for performance speed-up	Not a functional change									

2014WW12		<p>NOTE: Collage (non-parameterized interface) changes have been implemented and documented</p> <table border="1"> <thead> <tr> <th data-bbox="516 317 703 352">HSD</th><th data-bbox="703 317 1036 352">Description</th><th data-bbox="1036 317 1369 352">Comment</th></tr> </thead> <tbody> <tr> <td data-bbox="516 352 703 537"><a href="#">1013373972</a></td><td data-bbox="703 352 1036 537">[BXT.D0i2]. pgcb bfm should not report assertion error when test ends in PG_HS state.</td><td data-bbox="1036 352 1369 537">New hook to disable end of test checking in PowerGatingConfig object called disable_eot_check.</td></tr> <tr> <td data-bbox="516 537 703 680"><a href="#">1019110072</a></td><td data-bbox="703 537 1036 680">Inacc pg test fails in DNV as the PGVC trackers skip printing of the INACC_PON message</td><td data-bbox="1036 537 1369 680">Bug fix for race condition.</td></tr> <tr> <td data-bbox="516 680 703 823"></td><td data-bbox="703 680 1036 823">All assertions are now disabled when reset_b !== 1 (instead of reset_b === 0)</td><td data-bbox="1036 680 1369 823"></td></tr> <tr> <td data-bbox="516 823 703 926"><a href="#">1013560870</a></td><td data-bbox="703 823 1036 926">Chassis reset package false scoreboard error: Clarification required</td><td data-bbox="1036 823 1369 926"></td></tr> </tbody> </table>	HSD	Description	Comment	<a href="#">1013373972</a>	[BXT.D0i2]. pgcb bfm should not report assertion error when test ends in PG_HS state.	New hook to disable end of test checking in PowerGatingConfig object called disable_eot_check.	<a href="#">1019110072</a>	Inacc pg test fails in DNV as the PGVC trackers skip printing of the INACC_PON message	Bug fix for race condition.		All assertions are now disabled when reset_b !== 1 (instead of reset_b === 0)		<a href="#">1013560870</a>	Chassis reset package false scoreboard error: Clarification required	
HSD	Description	Comment															
<a href="#">1013373972</a>	[BXT.D0i2]. pgcb bfm should not report assertion error when test ends in PG_HS state.	New hook to disable end of test checking in PowerGatingConfig object called disable_eot_check.															
<a href="#">1019110072</a>	Inacc pg test fails in DNV as the PGVC trackers skip printing of the INACC_PON message	Bug fix for race condition.															
	All assertions are now disabled when reset_b !== 1 (instead of reset_b === 0)																
<a href="#">1013560870</a>	Chassis reset package false scoreboard error: Clarification required																
2015WW25		<p>Replace script compiling and running of model/tests with ace flows.</p> <table border="1"> <thead> <tr> <th data-bbox="516 993 703 1029">HSDes</th><th data-bbox="703 993 1036 1029">Description</th><th data-bbox="1036 993 1369 1029">Comment</th></tr> </thead> <tbody> <tr> <td data-bbox="516 1029 703 1140">1204719334</td><td data-bbox="703 1029 1036 1140">Unexpect assertion firing when reset deasserts.</td><td data-bbox="1036 1029 1369 1140">One more term added to assertion to qualify rising/faling edge.</td></tr> <tr> <td data-bbox="516 1140 703 1318">1404190277</td><td data-bbox="703 1140 1036 1318">Change to support chassis reset messages for non PGCB IPs in chassis_rst_pkg random mode.</td><td data-bbox="1036 1140 1369 1318">Added additional argument when getting SB registration.</td></tr> </tbody> </table>	HSDes	Description	Comment	1204719334	Unexpect assertion firing when reset deasserts.	One more term added to assertion to qualify rising/faling edge.	1404190277	Change to support chassis reset messages for non PGCB IPs in chassis_rst_pkg random mode.	Added additional argument when getting SB registration.						
HSDes	Description	Comment															
1204719334	Unexpect assertion firing when reset deasserts.	One more term added to assertion to qualify rising/faling edge.															
1404190277	Change to support chassis reset messages for non PGCB IPs in chassis_rst_pkg random mode.	Added additional argument when getting SB registration.															

2017WW12		<p>Summary:</p> <ul style="list-style-type: none"><li>- Adding VVN_ACK/VNN_REQ port and driving capability</li></ul> <p>Adding Ip-pmc-vnn-req/pmc-ip-vnn-ack interface per ADDSIP For driving above signals adding cmd: VVN_ACK_DSD/VNN_ACK_ASD/VNN_REQ_ASD/VNN_REQ_DSD</p>
<u>2017WW25</u>		<p><u>Summary:</u></p> <p><u>-HSD: 1405863579</u></p> <p><u>-Added feature to responde VNN ACK as a part of auto response</u></p>

# 1 Introduction

The ChassisPowerGatingVIP verification component should be used to validate an IPs (SIP, Fabric) Chassis defined power gating interface. It is a System Verilog OVM component. It consists of CCAgent (central controller agent) to emulate the PMC's power gating central controller.

The user can configure the number of SIP, Fabric and delays using parameters, configuration objects as well as constrained-random transactions. This VIP will also consist of a monitor that scoreboards can subscribe to, a checker to check the Chassis defined power gating protocols and coverage collector.

This agent does not assert/deassert prim and side resets to the IP.

## 1.1 Terminology

List the term with specific meanings used in this specification. This section can be found in respective design specification.

The following terms have specific meanings in the PowerGating VC specification and Agent.

Terminology	Meaning
IP and SIP	IP and SoftIP are used interchangeably in this document
CC	Power Gating Central Controller in the PMC of the SOC
PGCB	Power Gating Control Block as mentioned in the Chassis PM Arch spec
BFM	Bus Functional Model of an IP.
<b>Agent</b>	<b><i>It is an ovm_agent that consists of the BFM and Monitor. The BFM can be set to active or passive mode using the is_active.</i></b>  <b><i>This should not be confused with IOSF Agents. The doc specifies them as IOSF Agent wherever applicable.</i></b>
PG	Power Gate
UG	Power Ungate
PGD	Power Gated Domain. It refers to a SIP or fabric domain with an instance of the PGCB – it has a unique interface with the PMC. Multiple PGDs can be under the same FET block. Multiple PGDs can be under the same SW visible entity and therefore controlled by the same bit in PMC.

## 1.2 Tool Support

To file request on new features, report problems, raise issues, please take a minute to fill up the HSD form here :

Issue Reporting: [https://vthsd.intel.com/hsd/seg\\_softip/#bug/default.aspx?ldudef=1](https://vthsd.intel.com/hsd/seg_softip/#bug/default.aspx?ldudef=1)

- **Unit Name:** Chassis VIP.Power Gating CCAgent



- **Owner:** aramaswa

You can call or e-mail a support representative to fill out a ticket for you, but response time may be slower.

### Support Contacts

Role	Name	User ID	Location	E-Mail	Telephone Number
Primary Owner	Danny Valdez	dbvalde1	FM		916-356-8485
Secondary Owner	None				
Original Developer	Alamelu Ramaswamy				
Manager	Anurag Tyagi				

## 2 Overview

---

This section provides an overview of how ChassisPowerGatingVIP is used in an OVM/AVM SystemVerilog Testbench. It shows how this component's features allow tests written for low level Testbenches to be re-used at chip-level.

Explain by referring to following items :

- Applications
- Features
- Operations
- Control
- Bibliography

### 2.1 Applications

Agents, interfaces, monitors, and coverage collectors are used to perform verification of Intellectual Property designs. Applications of Agents and related Verification IP include:


#### 2.1.1 IP and Fabric test environment

The CC BFM should be used to emulate the PMC behavior while validating an IP's (including fabric's) Chassis defined power gating interface. Please see diagram below. The driver and sequencer will be active only at the cluster level and will be passive in the chip/full-chip level. The monitor and checker will be active at both cluster and full-chip level.


The figure below shows an IP validation environment which also uses the CCU BFM for clocking and vcc modeling BFM for UPF. The Power gating CC BFM will respond with ack when the IP(DUT) asserts/deasserts the pg\_req. It also drives the fet\_en\_b that should be used in UPF. The fet\_en\_ack is an input to the BFM which needs to be driven by the ack port in UPF.

Note that the environment needs to exercise randomizing the delay in ISM handshake to emulate the scenario where the fabric also was power gated when the IP requested ungating. (Check with the IOSF Fabric BFM owner on how to do this).

Figure 2 shows the usage model in a fabric test environment. The figure below shows an fabric validation environment which also uses the CCU BFM for clocking and vcc modeling BFM for UPF.



**Figure 1** Example usage model for the CCAgent BFM in the SIP env



**Figure 2** Example usage model for the CCAgent BFM in the Fabric env

## 2.2 Features

Feature	Supported in this version?	Expected release date
Supports upto maximum of 128 SIP, fabric and FET blocks each.	Yes	
Give user the ability to specify <ol style="list-style-type: none"> <li>1. Initial states of IP.</li> <li>2. PGCB to FET block mapping since multiple PGCBs can belong to one FET block.</li> <li>3. Ungate request priority for arbitration</li> <li>4. Total number of SW visible entities</li> <li>5. Total number if PMC wakes driven by PMC.</li> </ol>	Yes	
Mastering capabilities with configurable delay <ol style="list-style-type: none"> <li>1. Send SW power gating request - SW_PG_REQ</li> <li>2. Send PMC wake - PMC_SIP_WAKE</li> <li>3. FAB_PG_REQ, FAB_UG_REQ – Fabric PG/UG req</li> </ol>	Yes	
Mastering capabilities <ol style="list-style-type: none"> <li>1. PMC_SIP_WAKE_ALL – this command would assert the pmc_ip_pg_wake signal for all the SIPs.</li> <li>2. SET_FET_ON_MODE – this command is used to give the user the ability to keep a particular FET from turned off.</li> <li>3. RESET_FET_ON_MODE</li> </ol>	Yes	
Slave response to <ol style="list-style-type: none"> <li>1. SIP PG/UG req</li> <li>2. Restore commands</li> <li>3. Fabric enter/exit idle</li> </ol>	Yes	
Assertion and deassertion of fet_en_b	Yes	
<ul style="list-style-type: none"> <li>▪ SIP/fabric dependencies mapping for waking the fabric from PG state when there is a SIP wake.</li> </ul>	Yes	
Randomly take away power to a PGD if it requests UG soon after its PG request is acked.	Yes	
See figure 5 for details on the flow.		
Mode where the user can keep a particular fet ON even when all the conditions for turning off the fet are satisfied. This can be set using the command SET_FET_ON_MODE.	Yes	
Arbitration of requests	Yes	
Please see the next section and the timing diagram for details on arbitration.		
Assertion of resets for IP Inaccessible flow. There is no plan to handle assertion and deassertion of the ip_prim_rst and ip_side_rst in this BFM since the assertion/de-assertion flow is SOC dependent.  Are are specific/known models that can be given as options in the BFM to drive the resets?	No	none
Monitor and tracker	Yes	ww43
VNN ack assertion and deassertion	No	TBD

### 2.2.1.1 Assumptions

	Assumption
	Tests will always end after a SIP is either in a PG state or UG state. This assumption is made by the checker.

## 2.2.1.2 Arbitration

Maintain 4 queues that get populated when requests are seen by the FSM

1. Fabric UG request
2. SIP UG request
3. Fabric PG requests
4. SIP PG request

1. Wait for driver to finish previous command (that is the arbitration point).
  - a. Please see below details on the different modes for arbitration.
2. Check the queue in the order mentioned above and move to step 3 if not empty. If all are empty, go to step 1. Note that UG requests get priority over PG requests and fabric request get priority over SIP requests.
3. Select a request randomly from the queue.
4. Send to the sequencer and delete the request.
5. Go to step 1.

PCH arbitration model (this would be used in BXT also)

- a. In this mode, the CCAgent will only process one PG/UG request at a time.
- b. A request starts with the SIP/Fabric requesting it and ends with power down the FET for power down and deassertion of ack for SIP or pmc\_fab\_pg\_rdy\_req\_b for Fabric for power up.

	Start of request	End of request (next request is selected here)
SIP UnPG	Deeassertion of pg_req_b	Deassertion of pg_ack_b
SIP PG	Assertion of pg_req_b	Deassertion of fet_en_ack_b Or Assertion of pg_ack_b if the FET block is ot ready to be turned off
Fabric UnPG	Fabric exit idle or test command to ungate the fabric	Deassertion of pmc_fab_pg_rdy_req_b
Fabric PG	fab_pmc_pg_rdy_ack_b assertion	If FET block is not ready to be turned off, then the next request can be processed immediately Or Deassertion of fet_en_ack_b

- c. No other pg\_ack\_b or fet\_en\_b are asserted/deasserted in between.
- d. User still has the ability to override the delays. See section 4 for details on how to override the response delays.
- e. Gate requests are serviced First-in-first-done including the fabric.
- f. Ungate requests get priority over gate requests.
- g. Among ungate requests, the user has the ability to program the priority per PGCB (see section 10 for details on configuration object).

### 2.2.1.3 Fabric gating and wake conditions


Using configuration objects, user can specify which SIP PGCB are mapped to which Fabric. The CCAgent uses this mapping information to gate or ungate the fabric by asserting/deasserting `pmc_fab_pg_rdy_req_b` as follows.

Assert `pmc_fab_pg_rdy_req_b` (power gate)– if the fabric is in idle and all the SIPs that are mapped to the fabric is also power gated. (SIP is power gated when the `ip_pmc_pg_req_b` is asserted)

Deassert `pmc_fab_pg_rdy_req_b` (power ungate) – if fabric gets out of idle or if any of the SIP that is mapped to this fabric requests power ungating. (SIP request ungating by deassertion of `ip_pmc_pg_req_b`)

### 2.2.1.4 Waveforms

#### 2.2.1.4.1 SIP Master command



**Figure 3 SIP master command example**


The above waveform shows the following command.

The pmc wake signal get driven 1 clock after the command is sent. The sequence ends when (see section 11 to see what wait for complete means for each command) pmc\_ip\_pg\_ack\_b deasserts. But it finishes and returns after counting down delayComplete which is set to 2.

cmd == PMC\_SIP\_WAKE; source ==1, delay ==1, waitForComplete ==1, delayComplete = 2

Note that the BFM does not automatically deassert pmc\_ip\_pg\_wake. The test needs to send a command DEASSERT\_PMC\_WAKE.

#### 2.2.1.4.2 Restore flow



The above waveform shows the following command.

cmd == SIP\_RESTORE\_NEXT\_WAKE; source ==1

The SIP\_RESTORE\_NEXT\_WAKE command will assert pmc\_ip\_restore\_b during the next wake; that is after deassertion of ip\_pmc\_pg\_req\_b and before pmc\_ip\_pg\_ack\_b. The delay\_restore parameter in the response sequence item is applied as shown in the waveform.

Note that the testbench/test needs to send restore cycles on IOSF sideband or primary and deassert restore signal.

Restore flow that should be implemented in the test/env


- Sample pmc\_ip\_restore\_b when pmc\_ip\_pg\_ack\_b deasserts. If pmc\_ip\_restore\_b is asserted, continue.
- Wait for side\_pok and prim\_pok to assert, side\_rst\_b and prim\_rst\_b to deassert and also wait for the IP to send IP\_READY message (if applicable) or early\_boot\_done signal to assert (if applicable).
- Then send restore cycles on IOSF sideband or IOSF primary.
- Deassert pmc\_ip\_restore\_b using the bfm command DEASSERT\_SIP\_RESTORE.

Note that the sequence with command PMC\_SIP\_WAKE ends when (see section 11 to see what wait for complete means for each command) pmc\_ip\_pg\_ack\_b deasserts. But it finishes and returns after counting down delayComplete which is set to 2.

There is also a SIP\_RESTORE command that the user can use to assert pmc\_ip\_restore\_b anytime.

### 2.2.1.4.3 SIP requests arbitration

**Power gating arbitration - SIP ungate request when there is already a gate request pending**



**Figure 4 SIP arbitration timing diagrams**

Description of figure 4

1. Consider 3 SIP PGCBs under 3 separate FET blocks.
2. PGCB0 requests PG.
3. While the CCAgent is in the process of acking it, test sends a command to wake PGCB1 using the pmc wake signal.
4. PGCB2 also requests PG.
5. The CCAgent finishes (by waiting for fet\_en\_ack\_b) the PG flow for PGCB0. This is the arbitration point where the agent arbitrates between the requests. See previous section for arbitration.



6. The UG request from PGCB1 is chosen first. The fet\_en\_b for PGCB1 is asserted on the next clock.
7. The arbitration point for UG flow is deassertion on pmc\_ip\_pg\_ack\_b.
8. The CCagent asserts pmc\_ip\_pg\_ack\_b for PGCB2 on the next clock.
9. See section 10 for details on how to configure the delays mentioned in the waveform

#### 2.2.1.4.4 DFX support


The VC provides commands to assert and deassert the dfx signals fdfx\_pgcb\_bypass and fdfx\_pgcb\_ovr. There are no checks on these signals. User can call these commands to emulate the flow mentioned in the PGCB integration guide. The VC also provides coverage to ensure IPs test the combinations 10 and 11.

FDFX\_BYPASS\_ASD,  
FDFX\_BYPASS\_DSD,  
FDFX\_OVR\_ASD,  
FDFX\_OVR\_DSD,

Please refer to the example test DfxTest in verif/tests area.

#### 2.2.1.4.5 Power down FET block after UG request is received

**Figure 5 Power down the FET block after ungate request is received**



The same applies to fabric power gating request also. If the fabric exits idle right after it sends ack, the CCagent will choose to randomly deassert the fet\_en\_b.

#### 2.2.1.4.6 Fabric requests arbitration

TBD

1. Consider a Fabric interface where the fabric exits idle.
2. The BFM will wait for `delay_fab_ug_req` and deassert `pmc_fab_pg_rdy_req_b`.
3. It will then wait for the corresponding `ip_pmc_pg_req_b` to deassert.
4. After that the `fet_en` is sequenced and `pmc_ip_pg_ack_b` is deasserted.
5. If `waitForComplete` is set, the BFM will wait for `fab_pmc_pg_rdy_ack_b` to deassert.

#### 2.2.1.4.7 Fabric wake due to sip wake

Consider the case where SIP PGCB0 is mapped to Fabric PGCB0 (using config object. See section 10) and the SIP PGCB has higher priority than the Fabric PGCB. The CCAgent first grants SIP PGCB and then also wakes the fabric.

TBD

## 2.3 Control

This verification component has three basic levels of control:

- Parameters
  - Parameters are used to set the number of SW entities, SIP, Fabric PGDs and FET blocks.
- Configuration objects
  - Configuration object PowerGatingConfig is used to configure the SIP and fabric behaviors.
- Transactions
  - Transactions are sent by test during runtime to assert/deassert signals.

In general, parameters and configuration objects are set once per testbench, configuration methods are set once per test, and transactions are set many times during a test.

## 2.4 Requirements

### 2.4.1 Specifications and Reference

Document	Description
Chassis Power Gating PM Arch spec	<a href="https://sharepoint.amr.ith.intel.com/sites/MDGArchMain/Converged/chassisWG/_layouts/WordViewer.aspx?id=/sites/MDGArchMain/Converged/chassisWG/HAS%20Releases/Chassis%20Power%20Managment%20uArch%20Rev%200.70Final.docx&amp;Source=https%3A%2F%2Fsharepoint%2Eamr%2Eith%2Eintel%2Ecom%2Fsites%2FMDGArchMain%2FConverged%2FchassisWG%2FHAS%2520Releases%2FFor%2Fms%2FAllItems%2Easpx&amp;DefaultItemOpen=1">https://sharepoint.amr.ith.intel.com/sites/MDGArchMain/Converged/chassisWG/_layouts/WordViewer.aspx?id=/sites/MDGArchMain/Converged/chassisWG/HAS%20Releases/Chassis%20Power%20Managment%20uArch%20Rev%200.70Final.docx&amp;Source=https%3A%2F%2Fsharepoint%2Eamr%2Eith%2Eintel%2Ecom%2Fsites%2FMDGArchMain%2FConverged%2FchassisWG%2FHAS%2520Releases%2FFor%2Fms%2FAllItems%2Easpx&amp;DefaultItemOpen=1</a>

### 2.4.2 Compute Environment

In order to use the package the following tools, software and operating systems are required.


- Simulators the package can be used with.
  - Synopsis VCS
- It is called Chassis Power Gating VIP.

### 2.4.3 System Verilog Packages

*orm\_pkg* – System Verilog base framework  
*sla\_pkg* – Saola package

## 2.5 Architecture

### 2.5.1 Class/Component Descriptions



### Power Gating CCAgent block diagram

## 3 Getting Started

---

See [integration guide](#)

## 4 Setting Up a Testbench Environment

---

See integration guide

## 5 Implementing Test Scenarios

---

See integration guide

## 6 Monitoring and Checking the Protocol

This section shows how to monitor and check bus protocol using assertions, monitor/tracker and coverage collector. The previous section explained how to create random transaction sequences and test scenarios. The focus of this section is how to ensure tests and transactions behave properly.

1. **Signal-level interface compliance:** These are the checks that have been implemented in the interface file as assertions to check interface protocols.

Check Category	Rules	Covered where?	Implemented in Power Gating Checker in the latest release?
SIP h/s	<ip>_pmc_pg_req_b must deassert only if pmc_<ip>_pg_ack_b is asserted.	PowerGating Checker assertion	Yes
SIP h/s	<ip>_pmc_pg_req_b must assert only if pmc_<ip>_pg_ack_b is deasserted.	PowerGating Checker assertion	Yes
SIP h/s	pmc_<ip>_pg_ack_b must deassert only if <ip>_pmc_pg_req_b is deasserted.	PowerGating Checker assertion	Yes
SIP h/s	pmc_<ip>_pg_ack_b must assert only if <ip>_pmc_pg_req_b is asserted.	PowerGating Checker assertion	Yes
Future ack	Any ip_pmc_pg_req_b assertion must be followed by pmc_ip_pg_ack_b assertion by end of test	PowerGating Checker assertion	Yes
Future ack	Any ip_pmc_pg_req_b deassertion must be followed by pmc_ip_pg_ack_b deassertion by end of test	PowerGating Checker assertion	Yes
pmc_wake	If not already deasserted, ip_pmc_pg_req_b must deassert in response to pmc_ip_pg_wake.	PowerGating Checker S/M check	Yes
pmc_wake	<del>ip_pmc_pg_req_b must assert only if pmc_ip_pg_wake is deasserted.</del>	PowerGating Checker S/M check	No



Inaccessible	If IP is in Inaccessible PG state (ip_pmc_pg_req_b & pmc_ip_pg_ack_b == 0 && all pok = 0), ip_pmc_pg_req_b must deassert only in response to pmc_ip_pg_wake assertion.	PowerGating Checker S/M check	Yes
Restore	If pmc_ip_restore_b was asserted when pmc_ip_pg_ack_b deasserted, subsequently ip_pmc_pg_req_b must assert only after pmc_ip_restore_b is deasserted.	PowerGating Checker assertion	Yes
Fet h/s	fet_en_b must deassert only if fet_en_ack_b is asserted.	PowerGating Checker assertion	Yes
Fet h/s	fet_en_b must assert only if fet_en_ack_b is deasserted.	PowerGating Checker assertion	Yes
Fet h/s	fet_en_ack_b must deassert only if fet_en_b is deasserted.	PowerGating Checker assertion	Yes
Fet h/s	fet_en_ack_b must assert only if fet_en_b is asserted.	PowerGating Checker assertion	Yes
Fet	fet_en_b must assert only if at least one ip_pmc_pg_req_b in that Fet block is deasserted.	PowerGating Checker S/M check	Yes
Fet	If pmc_ip_pg_ack_b is deasserted, the corresponding fet_en_b and fet_en_ack_b must be asserted.	PowerGating Checker S/M check	Yes
Fet	fet_en_b must deassert only if all PGDs in that fet block has asserted ip_pmc_pg_ack_b.	PowerGating Checker S/M check	Yes
Fabric h/s	<del>PMC must assert pmc_fab_pg_rdy_req_b only when fab_pmc_idle is 1</del>	<del>PowerGating Checker assertion</del>	<del>No</del>
Fabric h/s	fab_pmc_pg_rdy_ack_b and fab_pmc_pg_rdy_nack_b must not be asserted at the same time.	PowerGating Checker assertion	Yes
Fabric h/s	pmc_fab_pg_rdy_req_b must deassert only if fab_pmc_pg_rdy_ack_b or fab_pmc_pg_rdy_nack_b is asserted.	PowerGating Checker assertion	Yes
Fabric h/s	pmc_fab_pg_rdy_req_b must assert only if fab_pmc_pg_rdy_ack_b and fab_pmc_pg_rdy_nack_b are deasserted.	PowerGating Checker assertion	Yes
Fabric h/s	fab_pmc_pg_rdy_ack_b must deassert only if pmc_fab_pg_rdy_req_b is deasserted.	PowerGating Checker assertion	Yes
Fabric h/s	fab_pmc_pg_rdy_ack_b must assert only if pmc_fab_pg_rdy_req_b is asserted.	PowerGating Checker assertion	Yes
Fabric h/s	fab_pmc_pg_rdy_nack_b must deassert only if pmc_fab_pg_rdy_req_b is deasserted.	PowerGating Checker assertion	Yes
Fabric h/s	fab_pmc_pg_rdy_nack_b must assert only if pmc_fab_pg_rdy_req_b is asserted.	PowerGating Checker assertion	Yes

Fabric h/s	Any pmc_fab_pg_rdy_req_b assertion must be followed by fab_pmc_pg_rdy_ack/nack_b assertion by end of test	PowerGating Checker assertion	Yes
Fabric h/s	Any pmc_fab_pg_rdy_req_b deassertion must be followed by fab_pmc_pg_rdy_ack/nack_b deassertion by end of test	PowerGating Checker assertion	Yes

## 7 Agent Packages

---

The package can be imported as shown below.

```
import CCAgentPkg::*;
```

## 8 Agent Parameters

Show examples on using parameters to configure the signal width, etc in the PowerGatingIF.

```
parameter int NUM_SIP_PGCB = 1;
parameter int NUM_FET = 1;
parameter int NUM_SW_REQ = 1;
parameter int NUM_PMC_WAKE = 1;
parameter int NUM_FAB_PGCB = 1;
parameter bit NO_SIP_PGCB = 0;
parameter bit NO_FAB_PGCB = 0;
parameter int NUM_SB_EP = 1;
parameter int NUM_PRIM_EP = 1;
parameter int NUM_VNN_ACK_REQ = 1;
parameter int NUM_D3 = 1;
parameter int NUM_DOI3 = 1;
parameter bit NO_PRIM_EP = 0;
parameter bit IS_ACTIVE = 1;

parameter string IP_ENV_TO_CC_AGENT_PATH = "";
```

<i>parameter</i>	<i>Description</i>
NUM_SIP_PGCB	Total number of SIP PGCBs. If there are no SIP PGCBs in the test env, then set NO_SIP to 1. The pg handshakes will be one per SIP PGCB
NUM_FET	This is the numbe of FET blocks. Fet_en_b and fet_en_ack_b will be one per FET block Using configuration object, the user can map different PGCBs to FET blocks.
NUM_SW_REQ	Number of SW PG requests
NUM_PMC_WAKE	Number is PMC wake signals
NUM_FAB_PGCB	Total number of fabric PGCBs. If there are no SIP PGCBs in the test env, then set NO_FAB_PGCB to 1. The fabric pg req, ack and nack will be one per fabric PGCB
NO_SIP_PGCB	Set to 1 if there are not SIP PGCBs in the test env.
NO_FAB_PGCB	Set to 1 if there are not Fabric PGCBs in the test env.
IS_ACTIVE	This parameter should be set to 0 when the agent is promoted to an environment where the actual PMC is present. This should match the Agent's is_active config.
NUM_SB_EP	The number of sideband endpoints
NUM_PRIM_EP	The number of primary endpoints
NUM_VNN_ACK_REQ	The numer of VNN_ACK/REQ sigs
NUM_D3	The number of ip_pmc_d3 signals
NUM_DOI3	The number of ip_pmc_doi3 signals
NO_PRIM_EP	Set this to 1 if there are no primary endpoints

<i>parameter</i>	<i>Description</i>
IP_ENV_TO_CC_AGENT_PATH	<i>This parameter specifies the full hierarchy of the CCAgent instance starting from the IP's env name. The hierarchy should be specified in the form *&lt;Env's OVM name&gt;.&lt;CCAgent OVM name&gt;.. Please see integration guide for more details.</i>

## 9 Agent Parameterized Interface

---

List the signal interface supported in this Agent.

### 9.1 PowerGatingIF signals

```
logic clk;
logic jtag_tck;
logic reset_b;
logic[NUM_SW_REQ-1:0] pmc_ip_sw_pg_req_b;

logic[NUM_SIP_PGCB-1:0] ip_pmc_save_req_b;
logic[NUM_SIP_PGCB-1:0] pmc_ip_save_ack_b;

logic[NUM_SIP_PGCB-1:0] pmc_ip_restore_b;

logic[NUM_SIP_PGCB-1:0] ip_pmc_pg_req_b;
logic[NUM_SIP_PGCB-1:0] pmc_ip_pg_ack_b;
logic[NUM_PMC_WAKE-1:0] pmc_ip_pg_wake;
logic[NUM_SB_EP-1:0] side_pok;
logic[NUM_PRIM_EP-1:0] prim_pok;

logic[NUM_FAB_PGCB-1:0] fab_pmc_idle;
logic[NUM_FAB_PGCB-1:0] pmc_fab_pg_rdy_req_b;
logic[NUM_FAB_PGCB-1:0] fab_pmc_pg_rdy_ack_b;
logic[NUM_FAB_PGCB-1:0] fab_pmc_pg_rdy_nack_b;

logic[NUM_FET-1:0] fet_en_b;
logic[NUM_FET-1:0] fet_en_ack_b;

logic[NUM_SIP_PGCB-1:0] fdfx_pgcb_bypass;
logic[NUM_SIP_PGCB-1:0] fdfx_pgcb_ovr;

logic[NUM_VNN_ACK_REQ-1:0] ip_pmc_vnn_req;
logic[NUM_VNN_ACK_REQ-1:0] pmc_ip_vnn_ack;

logic[NUM_D3-1:0] ip_pmc_d3;
logic[NUM_D0I3-1:0] ip_pmc_d0i3;
```

## 10 Configuration Methods for Parameterized Interface

---

This section describes methods (functions) in Agents that can be called by tests or Testbenches. Most methods are intended to be called once at during the configure phase of a test, and most return a single bit one (1) upon success. As SystemVerilog functions, they execute in zero simulation time.

The Agents generally follow a rule that a function called without parameters applies to all possible values of the parameters.

For examples of how to call the configuration methods from a test see [Section 5](#).

## 10.1 Configuring the Agent

### 10.1.1 PowerGatingConfig

The PowerGatingConfig ovm\_object is used to configure the CC agents.

List of config object APIs and their parameters.

Function Name	Parameter(s)	Description
AddFETBlock	int index string name	The FET block index number and the name of the fet block. This function needs to be called before the AddSIPPGCB and AddFabricPGCB function
SetTrackerName	string name	Name of the tracker. The printer will add .out to the name. .  The default name for the tracker is PG_TRACKER.
DisableConfigPrinting	--	The tracker prints out configuration information at the beginning of the test. This function disables printing the configuration information.
SetRandomPriorityMode	-	This will ignore the priority and randomly select ungated requests.
AddFabricPGCB	int num	The fabric index number
	string name	The fabric name which would be used in the printer while printing into the tracker.  To keep the tracker formatting clean, the name should be restricted to 4 letters.
	int fet_index = 0	The FET block index number this fabric PGD is associated with.  The default is 0.  Note that this is redundant now since the fet_index is inferred from the SIP interface that is associated with this fabric.
	PowerGating::InitialState initial_state = PowerGating::POWER_GATED	POWER_GATED – default. Initial state of PGCB is power gated state. POWER_UNGATED – initial state of IP/PGCB is ungated state.  The CCAgent will drive the correct reset values on all its output signals based on the initial state.



Function Name	Parameter(s)	Description
	time hys = 0ps	This specifies the amount of time between seeing the fabric enter idle and asserting the pg_req to the fabric. If the fabric exits idle in the meantime, the agent will not assert pg_req.  Default is 0ps
	int array sip_pgcb_dependency = []	Specify list of agents on which the fabric has a dependency. See section 2.2.1.3 to know how the CCAgent uses this information.
	int ungate_priority	The priority of this PGCB's ungate request. $1 \leq \text{ungate\_priority} \leq \text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$  1 – highest priority $\text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - \text{lowest priority}$  Each ungate_priority should be unique.
AddSIPPGCB	int index	The PGCB index number
	string name	The PGCB name which would be used in the printer while printing into the tracker. To keep the tracker formatting clean, the name should be restricted to 4 letters.
	PowerGating::InitialState initial_state = PowerGating::POWER_GATED	POWER_GATED – default. Initial state of IP/PGCB is IP-inaccessible state. POWER_UNGATED – initial state of IP/PGCB is ungated state.  The CCAgent will drive the correct reset values on all its output signals based on the initial state.
	int fet_index = 0	The FET block index number this PGCB is associated with.  The default is 0.
	int ungate_priority	The priority of this PGCB's ungate request. $1 \leq \text{ungate\_priority} \leq \text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$  1 – highest priority $\text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - \text{lowest priority}$  Each ungate_priority should be unique.

Function Name	Parameter(s)	Description
	int sw_ent_index	The index number of the pmc_ip_sw_pg_req_b the PGCB is connected to
	int pmc_wake_index	The index number of the pmc_ip_pg_wake the PGCB is connected to
	int array SB_array	The index array of all the sideband endpoints inside the PGD that is controlled by this PGCB
	int array prim_array	The index array of all the sideband endpoints inside the PGD that is controlled by this PGCB
	int fabric_index = -1	This specifies if this SIP interface is part of a fabric interface. If left at -1 (default value), then this SIP interface is not part of a fabric interface. Otherwise, user needs to specify the index of the fabric interface this SIP interface belongs to. NOTE: Currently no error is reported if the fabric is configured without a corresponding SIP. Note that the PSF still allows for the old fabric interface.
	bit initial_restore_asserted = 0	Set this to 1 if you want pmc_ip_restore_b to be asserted by default.
AddSIP	string name	The SIP name which would be used in the printer while printing into the tracker.  To keep the tracker formatting clean, the name should be restricted to 4 letters.
	PowerGating::SIPTyp e	CSME HOST DUAL TODO: clarify usage model
	int array PGCB_array	The index array of all the PGCBs in this SIP
	int array AON_SB_array	The index array of all the AON Sideband endpoints if any
	int array AON_prim_array	The index array of all the AON Primary endpoints if any
	int array d3[]	Specifies the interface indices of all the ip_pmc_d3 signals that belong to this SIP
	int array d0i3[]	Specifies the interface indices of all the ip_pmc_d30i signals that belong to this SIP
	vnn_ack_req_index	Pass index of ip-pmc-vnn-req/pmc-ip-vnn-ack index
AddSBEP	int index	The signal index of this sideband endpoint pok signal
	bit[7:0] source_id	No usage model as of now
	bit AON_EP	Set to 1 if the endpoint is in AON domain

Function Name	Parameter(s)	Description
	int pmc_wake_index	<ul style="list-style-type: none"> <li>Only applicable if the EP belong to an AON domain.</li> <li>Species the pmc_wake signal index that is connected to this EP.</li> </ul>
	bit boot_prep_early = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit ip_ready = 0	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit boot_prep_general = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_reset_start = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_general = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_link_turnoff = 0	This can be used to specify if this endpoint subscribes to this message b setting it to 1
AddPrimEP	int index	The signal index of this primary endpoint pok signal
	bit[15:0] req_id	No usage model as of now
	bit AON_EP	Set to 1 if the endpoint is in AON domain
	int pmc_wake_index	Only applicable if the EP belong to an AON domain. Species the pmc_wake signal index that is connected to this EP.

## 11 Agent Non-Parameterized Interface and test-island

---

```
interface PowerGatingResetIF;
    logic clk;
    logic reset_b;
endinterface

interface PowerGatingSIPIF;
    parameter int NUM_SIDE      = 1;
    parameter int NUM_PRIM      = 1;
    parameter int NUM_D3        = 1;
    parameter int NUM_D0I3      = 1;

    logic clk;
    logic reset_b;
    logic pmc_ip_sw_pg_req_b;
    logic ip_pmc_pg_req_b;
    logic pmc_ip_pg_ack_b;
    logic pmc_ip_restore_b;
    logic pmc_ip_pg_wake;
    logic[NUM_SIDE-1:0] side_pok;
    logic[NUM_PRIM-1:0] prim_pok;
    logic[NUM_SIDE-1:0] side_rst_b;
    logic[NUM_PRIM-1:0] prim_rst_b;
    logic[NUM_D3-1:0] ip_pmc_d3;
    logic[NUM_D0I3-1:0] ip_pmc_d0i3;

    logic fdfx_pgcb_bypass;
    logic fdfx_pgcb_ovr;
    logic jtag_tck;

    logic restore_next_wake;

    logic fet_en_b;
    logic fet_en_ack_b;
endinterface: PowerGatingSIPIF

interface PowerGatingFabricIF;
    logic clk;
    logic reset_b;
    logic fab_pmc_idle;
    logic pmc_fab_pg_rdy_req_b;
    logic fab_pmc_pg_rdy_ack_b;
    logic fab_pmc_pg_rdy_nack_b;
endinterface: PowerGatingFabricIF
```

Each instance of these interfaces must have a corresponding test-island instantiation. The TI module definition is as follows. User must set the parameters including the 'NAME' and make sure it matches the configuration.

```
module PowerGatingResetTI(PowerGatingResetIF intf);
    parameter string    IP_ENV_TO_AGENT_PATH = "";

module PowerGatingSIPTI(PowerGatingSIPIF intf);
    parameter string    NAME          = "";
    //parameter int      INDEX          = 0;    //for backward compatibility
    parameter int        NUM_SIDE      = 1;
    //TODO: add a NO_PRIM parameter
    parameter int        NUM_PRIM      = 1;
    parameter int        NUM_D3        = 1;
    parameter int        NUM_D0I3     = 1;
    parameter string     FET_NAME      = "";
    parameter string     FABRIC_NAME   = "";
    //parameter bit       BFM_DRIVES_POK = 1; //deprecated
    parameter string     IP_ENV_TO_AGENT_PATH = "";

module PowerGatingFabricTI(PowerGatingFabricIF intf);
    parameter string     NAME          = "";
    parameter string     IP_ENV_TO_AGENT_PATH = "";
```

## 12 Configuration Methods for Non-Parameterized Interface

### 12.1.1 PowerGatingConfig

The PowerGatingConfig ovm\_object is used to configure the CC agents.

List of config object APIs and their parameters.

Function Name	Parameter(s)	Description
SetTrackerName	string name	Name of the tracker. The printer will add .out to the name. . The default name for the tracker is PG_TRACKER.
SetRandomPriorityMode	-	This will ignore the priority and randomly select ungate requests.
AddFabricPGCB	string name	The fabric name as specified in the PowerGating FabricTI instance  To keep the tracker formatting clean, the name should be restricted to 4 letters.
	PowerGating::InitialState initial_state = PowerGating::POWER_GATED	POWER_GATED – default. Initial state of PGCB is power gated state. POWER_UNGATED – initial state of IP/PGCB is un-gated state.  The CCAgent will drive the correct reset values on all its output signals based on the initial state.
	time hys = 0ps	This specifies the amount of time between seeing the fabric enter idle and asserting the pg_req to the fabric. If the fabric exits idle in the meantime, the agent will not assert pg_req.  Default is 0ps
	int ungate_priority	The priority of this PGCB's ungate request. $1 \leq \text{ungate\_priority} \leq \text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$  1 – highest priority $\text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$ – lowest priority  Each ungate_priority should be unique.
AddSIPPGCB	string name	The SIP PGCB name as specified in the PowerGatingSIPTI instance. To keep the tracker formatting clean, the name should be restricted to 4 letters.

Function Name	Parameter(s)	Description
	PowerGating::InitialState initial_state = PowerGating::POWER_GATED	POWER_GATED – default. Initial state of IP/PGCB is IP-inaccessible state. POWER_UNGATED – initial state of IP/PGCB is un-gated state.  The CCAgent will drive the correct reset values on all its output signals based on the initial state.
	int ungate_priority	The priority of this PGCB's ungate request. $1 \leq \text{ungate\_priority} \leq \text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$  1 – highest priority $\text{NUM\_SIP\_PGCB} + \text{NUM\_FAB\_PGCB} - 1$ – lowest priority  Each ungate_priority should be unique.
	logic[7:0] side_pid[]	The index array of all the sideband endpoints inside the PGD that is controlled by this PGCB
	int fabric_name = ""	This specifies if this SIP interface is part of a fabric interface. If left unassigned, then this SIP interface is not part of a fabric interface. Otherwise, user needs to specify the name of the fabric interface this SIP interface belongs to. NOTE: Currently no error is reported if the fabric is configured without a corresponding SIP. Note that the PSF still allows for the old fabric interface.
	bit initial_restore_asserted = 0	Set this to 1 if you want pmc_ip_restore_b to be asserted by default.
AddSBEP	logic[7:0] source_id	No usage model as of now
	bit boot_prep_early = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit ip_ready = 0	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit boot_prep_general = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_reset_start = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_general = 0,	This can be used to specify if this endpoint subscribes to this message b setting it to 1
	bit reset_prep_link_turnoff = 0	This can be used to specify if this endpoint subscribes to this message b setting it to 1

Function Name	Parameter(s)	Description
AddSIP	string name	The SIP name which would be used in the printer while printing into the tracker.  To keep the tracker formatting clean, the name should be restricted to 4 letters.
	string pgcb_name[]	The name of all the PGCBs in this SIP



## 13 Transaction Sequence Item and Base Sequence

This section describes transaction classes / OVM Sequence Item and tasks available to program the Agent.

### 13.1 CCAgentSeqItem

Here is a description of the CCAgentSeqItem used to initiate and transmit cycles.

#### 13.1.1 Members

List the variable/parameter name of this class.

Variable Name	Type	Description
cmd	PowerGating::Event_e	Specifies the command.  Possible values are specified below in the constraints
source	int	This is the index number of the SIP or Fabric PGD where the command should be executed.  The value should be < NUM_SIP_PGCB or NUM_FAB_PGCB or NUM_SW_REQ or NUM_PMC_WAKE  If the non-parameterized interfaces are used, then user can use the static method called PowerGatingConfig::getSIPPGCBIndex(string name) to convert the name of the SIP PGCB to index.  Example: `ovm_do(seq, {cmd == PowerGating::SIP_PMC_WAKE; source = PowerGatingConfig::getSIPPGCBIndex("KVM");})`
sourceName	string	If the user does not use the source, sourceName can be specified. Example: `ovm_create(seq); seq.sourceName = "KVM"; `ovm_rand_send_with(seq, {cmd == PowerGating::PMC_SIP_WAKE;})`
delay	int	Number of clock cycles to wait before executing the command
delayComplete	int	After the sequence ends, wait this many number of clocks. Please see the waveforms for details on how delayComplete is used.

#### 13.1.2 Constraints

Constraint Name and Hierarchy	Description
delay_c	delay >= 0; delay < 20;
source_c	source >= 0; source < 128;

Constraint Name and Hierarchy	Description
cmd_c	<pre> cmd inside {   PowerGating::SW_PG_REQ,   PowerGating::DEASSERT_SW_PG_REQ,   PowerGating::SIP_PMC_WAKE,   PowerGating::DEASSERT_SIP_PMC_WAKE,   PowerGating::FAB_PG_REQ,   PowerGating::FAB_UG_REQ,   PowerGating::SIP_PMC_WAKE_ALL,   PowerGating::DEASSERT_SIP_PMC_WAKE_ALL,   PowerGating::SET_FET_ON_MODE,   PowerGating::RESET_FET_ON_MODE ,   PowerGating::SIP_RESTORE_NEXT_WAKE,   PowerGating::DEASSERT_SIP_RESTORE,   PowerGating::SIP_RESTORE   PowerGating::FDFX_BYPASS_ASD,   PowerGating::FDFX_BYPASS_DSD,   PowerGating::FDFX_OVR_ASD,   PowerGating::FDFX_OVR_DSD } </pre>

### 13.1.3 CCAgentBaseSequence

#### 13.1.3.1 Members

List the variable/parameter name of this class.

Variable Name	Type	Description
cmd	PowerGating::Event_e	<p>Specifies the command.</p> <p>Possible values are specified below in the constraints</p>
source	int	<p>This is the index number of the SIP or Fabric PGD where the command should be executed.</p> <p>The value should be &lt; NUM_SIP_PGCB or NUM_FAB_PGCB or NUM_SW_REQ or NUM_PMC_WAKE</p>
delay	int	Number of clock cycles to wait before executing the command
delayComplete	int	After the sequence ends, wait this many number of clocks. Please see the waveforms for details on how delayComplete is used.
waitForComplete	Bit	Wait for sequence to complete before proceeding. See the table below to know what wait for complete means for different commands

### 13.1.4 waitForComplete

As mentioned above, users can also optionally set waitForComplete in the base sequence to 1 if they want to wait for sequence to complete before proceeding. See the table below to know what wait for complete means for different commands

### 13.1.5 Commands

Command	Parameters	Description	Wait for complete
SW_PG_REQ	int source int delay int delayComplete	This command will assert the pmc_ip_sw_pg_req_b signal for the source specified after <delay> number of clocks.  Source can be $\geq 0$ and $< \text{NUM\_SW\_REQ}$ .	Returns after the signal is driven.
DEASSERT_SW_PG_REQ	int source int delay int delayComplete	This command will deassert the pmc_ip_sw_pg_req_b signal for the source specified after <delay> number of clocks.  Source can be $\geq 0$ and $< \text{NUM\_SW\_REQ}$ .	Returns after the signal is driven and delayComplete expires.
PMC_SIP_WAKE	int source int delay int delayComplete	This command will assert the pmc_ip_pg_wake signal for the source specified after <delay> number of clocks.  Source can be $\geq 0$ and $< \text{NUM\_PMC\_WAKE}$ .	Returns after all the SIP PGCB connected to the specified pmc wake signal is in ungated state; that is the pmc_ip_pg_ack_b is deasserted.
DEASSERT_PMC_SIP_WAKE	int source int delay int delayComplete	This command will deassert the pmc_ip_pg_wake signal for the source specified after <delay> number of clocks.  Source can be $\geq 0$ and $< \text{NUM\_PMC\_WAKE}$ .	Returns once all the signals are driven and delayComplete expires..
PMC_SIP_WAKE_ALL	int delayComplete	Will assert all the pmc_ip_pg_wake signals with random delay between 0 to 20 clocks.	Returns after all the SIP PGCBs are in ungated state; that is the pmc_ip_pg_ack_b is deasserted.
DEASSERT_PMC_SIP_WAKE_ALL	int delayComplete	Will deassert all the pmc_ip_pg_wake signals with random delay between 0 to 20 clocks.	Returns once all the signals are driven and delayComplete expires..
PMC_SIP_WAKE_TYPE (NOT IMPLEMENTED YET)	PowerGating:: SIPTYPE sipType int delayComplete	Specify which type of devices should be woken up – CSME, HOST or DUAL	Returns once all the signals are driven and delayComplete expires..

Command	Parameters	Description	Wait for complete
SIP_RESTORE_NEXT_WAKE	int source	This will assert pmc_ip_restore_b during the next wake (after ip_pmc_pg_req_b deassertion and before pmc_ip_pg_ack_b deassertion) for the source number specified.	Returns immediately
SIP_RESTORE	int source int delay int delayComplete	This will assert pmc_ip_restore_b	Returns after the signal is driven and delayComplete expires.
DEASSERT_SIP_RESTORE	int source int delay int delayComplete	This will deassert pmc_ip_restore_b	Returns after the signal is driven and delayComplete expires.
VNN_ACK_ASD	int source int delay int delayComplete	This will deassert pmc_ip_vnn_ack	Returns after the signal is driven and delayComplete expires.
VNN_ACK_DSD	int source int delay int delayComplete	This will assert pmc_ip_vnn_ack	Returns after the signal is driven and delayComplete expires.
VNN_REQ_DSD	int source int delay int delayComplete	This will deassert pmc_ip_vnn_ack	Returns after the signal is driven and delayComplete expires.
VNN_REQ_ASD	int source int delay int delayComplete	This will assert pmc_ip_vnn_ack	Returns after the signal is driven and delayComplete expires.
FDFX_BYPASS_ASD	int source int delay	Assert fdfx_pgcb_bypass Source can be $\geq 0$ and $\leq \text{NUM\_SIP\_PGCB}$	Returns immediately after signal is driven
FDFX_BYPASS_DSD	int source int delay	Deassert fdfx_pgcb_bypass Source can be $\geq 0$ and $\leq \text{NUM\_SIP\_PGCB}$	Returns immediately after signal is driven
FDFX_OVR_ASD	int source int delay	Assert fdfx_pgcb_ovr Source can be $\geq 0$ and $\leq \text{NUM\_SIP\_PGCB}$	Returns immediately after signal is driven
FDFX_OVR_DSD	int source int delay	Deassert fdfx_pgcb_ovr Source can be $\geq 0$ and $\leq \text{NUM\_SIP\_PGCB}$	Returns immediately after signal is driven
FAB_PG_REQ	int source int delay int delayComplete	This command will assert the pmc_fab_pg_rdy_req_b signal for the source specified after <delay> number of clocks  source can be $\geq 0$ and $< \text{NUM\_FAB\_PGCB}$ .	Returns after the signal is driven and delayComplete expires.

Command	Parameters	Description	Wait for complete
FAB_UG_REQ	int source int delay int delayComplete	This command will deassert the pmc_fab_pg_rdy_req_b signal for the source specified after <delay> number of clocks.  source can be $\geq 0$ and $< \text{NUM\_FAB\_PGCB}$ .	Returns after the signal is driven and delayComplete expires.
SET_FET_ON_MODE	int source	This command will set the mode where the FET block index specified using 'source' will never be turned off even if all the PGCBs under that FET block is in power gated state.  source can be $\geq 0$ and $< \text{NUM\_FET}$	Returns immediately
RESET_FET_ON_MODE	int source	This command will reset the FET on mode for the FET block index specified using 'source'. At this point, if the FET is ready to be turned off, it will be turned off.  source can be $\geq 0$ and $< \text{NUM\_FET}$	Returns immediately.

## 13.2 CCAgentResponseSeqItem

The response seq item can be used to control the behavior of the responses sent by the CCAgent.

### 13.2.1 Members

List the variable/parameter name of this class.

Note that the arguments need to be passed by name. See system Verilog LRM for details on passing arguments by name.

Variable Name	Type	Description
cmd	PowerGating::Event_e	Specifies the command.
source	int	This is the index number of the SIP or Fabric PGD where the command should be executed.  The value should be $< \text{NUM\_PGCB}$ or $\text{NUM\_FAB}$
noResponse	bit	When set, the responder will not send any responses.
delay_restore	Bit	If the test writer sent a command to assert restore during the next wake, this is the number of clocks the driver waits before asserting pmc_ip_restore_b

Variable Name	Type	Description
delay_pg_ack	int	This is the delay in number of clocks the driver waits before asserting the pmc_ip_pg_ack_b in response to a pmc_ip_pg_req_b assertion
delay_ug_ack	int	This is the delay in number of clocks the driver waits before deasserting the pmc_ip_pg_ack_b in response to a pmc_ip_pg_req_b assertion
delay_fab_ug_req	int	This is the delay in number of clocks the driver waits before deasserting the pmc_fab_pg_rdy_req_b in response to fabric exiting idle.  The hysteresis is part of the config object.
delay_fet_en	int	This is the delay in number of clocks the driver waits before asserting fet_en_b after all the PGDs in that FET block is in PG state.
delay_fet_dis	int	This is the delay in number of clocks the driver waits before deasserting fet_en_b after any the PGDs in that FET block sends UG request.

### 13.2.2 Constraints

Constraint Name and Hierarchy	Description
source_c	source >= 0; source < 128;
cmd_c	none
noResponse_c	noResponse == 0;
delay_restore	dist { [0:1]           :/ 10, [2:10]          :/ 80, [11:1000]       :/ 10}; }
	:/:/:/
delay_pg_ack	dist { [0:1]           :/ 10, [2:10]          :/ 80, [11:1000]       :/ 10}; }
delay_ug_ack	dist { [0:1]           :/ 10, [2:10]          :/ 80, [11:1000]       :/ 10}; }

Constraint Name and Hierarchy	Description
delay_fab_ug_req	dist { [0:1]           :/ 10, [2:10]        :/ 80, [11:1000]     :/ 10}; }
delay_fet_en	dist { [0:1]           :/ 10, [2:10]        :/ 80, [11:1000]     :/ 10}; }
delay_fet_dis	dist { [0:1]           :/ 10, [2:10]        :/ 80, [11:1000]     :/ 10}; }