Chassis Power Gating Central Controller Verification IP

Integration Guide

**Synopsis:**

This component should be used by all IPs (SIP,Fabric) that use the PGCB to validate its Chassis defined power gating interface. It is a System Verilog OVM component. The user can configure the number of SIP, Fabric and delays using pamameters, configuarion objects as well as contrainted-random transactions. This VC will also consists of a monitor that scoreboards can subscribe to, a checker to check the Chassis defined power gating protocols and coverage collector.

IP Rev # 2017WW25

June 20h 2017

Copyright and Disclaimer Information

Copyright © 2012, Intel Corporation. All rights reserved.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\* Other names and brands may be claimed as the property of others.

This document contains information on products in the design phase of development.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any Intellectual property rights is granted by this document. Except as provided in Intel’s terms and conditions of sale for such products, Intel assumes no liability whatsoever and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other Intellectual property right.

Unless otherwise agreed in writing by Intel, the Intel products are not designed or intended for any application in which the failure of the Intel product could create a situation where personal injury or death may occur.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your Intel account manager or distributor to obtain the latest specifications and before placing your product order.

Copies of documents that have an order number and are referenced in this document or in other Intel literature can be obtained from your Intel account manager or distributor.

Contents

[1 Getting Started 4](#_Toc337819169)

[2 Setting Up a Testbench Environment 5](#_Toc337819170)

[2.1 Creating a Standalone Testbench 17](#_Toc337819171)

[2.1.1 Connecting Agents in the Testbench 5](#_Toc337819172)

[2.1.2 Naming and Instantiating Testench Components 8](#_Toc337819173)

[2.1.3 Extending the Testbench for Test Execution 17](#_Toc337819174)

[2.1.4 Steps to compile and run test 9](#_Toc337819175)

[2.1.5 hdl files 11](#_Toc337819176)

[2.2 Creating a Cluster and Full Chip Testbench 12](#_Toc337819177)

[3 Implementing Test Scenarios 13](#_Toc337819178)

[3.1 Configuring the Agents 13](#_Toc337819179)

[3.2 Sending Specific Transaction Sequences (Using the Base Sequence) 13](#_Toc337819180)

[3.3 Extending Transaction Constraints (Controlling Timing Delays) 14](#_Toc337819181)

[4 Agent Parameters **Error! Bookmark not defined.**](#_Toc337819182)

[5 Agent Interface **Error! Bookmark not defined.**](#_Toc337819183)

[5.1 PowerGatingIF signals **Error! Bookmark not defined.**](#_Toc337819184)

# Getting Started

Here is a guide to getting started quickly explained in the following sub-sections:

See the next section for more detailed instructions

* Installing for the First Time
* Running a Standalone Demo

Example:

Cd into Chassis\_PowerGatingVC and setenv MODEL\_ROOT $cwd

source ace/ace.env

To complile and elaborate: ace -c

To run a test : ace –x –t <test\_name>

Note tests can be found in test directory: verif/tb/test

# Setting Up a Testbench Environment

This section describes how to setup and configure OVM envirnonments for this Agents. The previous section explained Agent package installation, prerequisite tools, and example Testbenches.

Refer to each item mentioned below:

* Connecting Agents in the Testbench
* Naming and Instantiating Testbench Components
* Extending the Testbench for Test Execution
* Steps to compile and run test

## Parameterized vs non-parameterized interfaces

The PowerGatingIF is a parameterized interface which cannot be stitiched using the collage. Therefore IPs were asked not to expose the PowerGatingIF to the SOC and make all the connections internally as follows. See next section for example.

Users can now choose to instantiate a set of non-parameterized interface which are corekit/collage-compliant. This way the interface can be part of the IP’s TI and SOC will connect these interfaces to the design using collage flows. See section called ”Non-parameterized Interface” . With these interfaces the IP’s TI will look something like this…

module ip\_ti(PowerGatingSIPIF pg\_if, iosf\_sb\_intf iosf\_sb\_if, );

PowerGatingSIPIF pg\_if;

PowerGatingSIPTI pg\_ti(pg\_if);

endmodule

NOTE: This flow has not been validated by the Chassis Sandbox team yet. Once it is validated, IPs can make use of this interface.

IMPORTANT NOTE: If you are integrating the VC for the first time, then use the non-parameterized interface and TI.

### Connecting Agents in the Testbench/Test-island with parameterized interface PowerGatingIF

Shown below is an example of the test island/test-bench file.

The power gating VC need to be in passive mode at SOC. Therefore it need to be instantiated in the IP’s TI. But the PowerGatingIF **does not support TB automation flow**. So please follow the guidelines below while integrating these collaterals.

IPs that have only one instance at SOC level (most IPs fall under this category) are required to instantiate the VCs in their TI and make the connections to the interface internally inside the TI using `defines. Please note that the assign statements need to done with care. Otherwise, it could cause checker/coverage to be disabled or SOC integration issues. Example:

module ip\_ti(iosf\_sb\_intf iosf\_sb\_if);

PowerGatingIF pg\_if;

CCAgentTI pg\_ti(pg\_if);

generate if(IS\_ACTIVE)

assign pg\_if.ip\_pmc\_pg\_req\_b = `IP\_TOP.abc\_pmc\_pg\_req\_b;

assign `IP\_TOP.pmc\_abc\_pg\_ack\_b = pg\_if.pmc\_ip\_pg\_ack\_b;

.....

generate if(!IS\_ACTIVE)

assign pg\_if.ip\_pmc\_pg\_req\_b = `IP\_TOP.abc\_pmc\_pg\_req\_b;

assign pg\_if.pmc\_ip\_pg\_ack\_b = `IP\_TOP.pmc\_abc\_pg\_ack\_b;

.....

endmodule

IPs that are instantiated multiple times at FC (like PXP) are required to make the power gating interface ports to the TI and SOC will make the connections. Example:

module ip\_ti(PowerGatingIF pg\_if, iosf\_sb\_intf iosf\_sb\_if);

CCAgentTI pg\_ti(pg\_if);

ccu\_ti ccu\_ti(ccu\_if);

.....

endmodule

IMPORTANT NOTE:

IP\_ENV\_TO\_CC\_AGENT\_PATH - This parameter specifies the full hierarchy of the CCAgent instance starting from the IP’s env name. The hierarchy should be specified in the form \*<Env’s OVM name>.<CCAgent OVM name>.

In the examples shown below, say the env is instantiated in the base test as follows

env = <GPIO env type>::type\_id::create("**gpio\_env**", this);

The CCAgent is instantiated in the env as follows

ccAgent = CCAgent::type\_id::create("**gpio\_pg\_agent**",this)

So the parameter should be set to - **\*.gpio\_env.gpio\_pg\_agent**

PowerGatingIF#(

.NUM\_SIP\_PGCB(NUM\_SIP\_PGCB),

.NUM\_FET(NUM\_FET),

.NUM\_FAB\_PGCB(NUM\_FAB\_PGCB),

.NUM\_SW\_REQ(NUM\_SW\_REQ),

.NUM\_PMC\_WAKE(NUM\_PMC\_WAKE),

.NUM\_PRIM\_EP(NUM\_PRIM\_EP),

.NUM\_SB\_EP(NUM\_SB\_EP),

.NUM\_D3(NUM\_D3),

.NUM\_VNN\_ACK\_REQ(NUM\_VNN\_ACK\_REQ),

.NUM\_D0I3(NUM\_D0I3)

) pgIF ();

generate if (!IS\_ACTIVE) begin: ASSIGN\_PASSIVE\_BLK

//This is jsut for the monitor

assign pgIF.clk = `IP\_TOP.clk;

assign pgIF.reset\_b = `IP\_TOP.reset\_b;

assign pgIF.pmc\_ip\_sw\_pg\_req\_b = `IP\_TOP.pmc\_ip\_sw\_pg\_req\_b;

assign pgIF.ip\_pmc\_pg\_req\_b = `IP\_TOP.ip\_pmc\_pg\_req\_b;

assign pgIF.pmc\_ip\_pg\_ack\_b = `IP\_TOP.pmc\_ip\_pg\_ack\_b;

assign pgIF.pmc\_ip\_pg\_wake = `IP\_TOP.pmc\_ip\_pg\_wake;

assign pgIF.pmc\_ip\_restore\_b = `IP\_TOP.pmc\_ip\_restore\_b;

assign pgIF.prim\_pok = `IP\_TOP.prim\_pok;

assign pgIF.side\_pok = `IP\_TOP.side\_pok;

assign pgIF.fab\_pmc\_idle= `IP\_TOP.fab\_pmc\_idle;

assign pgIF.pmc\_fab\_pg\_rdy\_req\_b = `IP\_TOP.pmc\_fab\_pg\_rdy\_req\_b;

assign pgIF.fab\_pmc\_pg\_rdy\_ack\_b = `IP\_TOP.fab\_pmc\_pg\_rdy\_ack\_b;

assign pgIF.fab\_pmc\_pg\_rdy\_nack\_b = `IP\_TOP.fab\_pmc\_pg\_rdy\_nack\_b;

assign pgIF.fet\_en\_b = `IP\_TOP.fet\_en\_b;

assign pgIF.fet\_en\_ack\_b = `IP\_TOP.fet\_en\_ack\_b;

assign pgIF.pmc\_ip\_vnn\_ack = {temp\_pmc\_ip\_vnn\_ack,powerGatingIF.pmc\_ip\_vnn\_ack[NUM\_VNN\_ACK\_REQ-1:0]};

assign pgIF.ip\_pmc\_vnn\_req = {temp\_ip\_pmc\_vnn\_req,powerGatingIF.ip\_pmc\_vnn\_req[NUM\_VNN\_ACK\_REQ-1:0]};

assign pgIF.fdfx\_pgcb\_bypass = `IP\_TOP.fdfx\_pgcb\_bypass;

assign pgIF.fdfx\_pgcb\_ovr = `IP\_TOP.fdfx\_pgcb\_ovr;

assign pgIF.ip\_pmc\_d3 = `IP\_TOP.ip\_pmc\_d3;

assign pgIF.ip\_pmc\_d0i3 = `IP\_TOP.ip\_pmc\_d0i3;

end: ASSIGN\_PASSIVE\_BLK

else begin: ASSIGN\_ALL\_BLK

assign pgIF.clk = `IP\_TOP.clk;

assign pgIF.reset\_b = `IP\_TOP.reset\_b;

assign `IP\_TOP.pmc\_ip\_sw\_pg\_req\_b = pgIF.pmc\_ip\_sw\_pg\_req\_b;

assign pgIF.ip\_pmc\_pg\_req\_b = `IP\_TOP.ip\_pmc\_pg\_req\_b;

assign `IP\_TOP.pmc\_ip\_pg\_ack\_b = pgIF.pmc\_ip\_pg\_ack\_b;

assign `IP\_TOP.pmc\_ip\_pg\_wake = pgIF.pmc\_ip\_pg\_wake;

assign `IP\_TOP.pmc\_ip\_restore\_b = pgIF.pmc\_ip\_restore\_b;

assign pgIF.prim\_pok = `IP\_TOP.prim\_pok;

assign pgIF.side\_pok = `IP\_TOP.side\_pok;

assign `IP\_TOP.pmc\_ip\_vnn\_ack = pgIF.pmc\_ip\_vnn\_ack[NUM\_VNN\_ACK\_REQ-1:0];

assign pgIF.ip\_pmc\_vnn\_req = {temp\_ip\_pmc\_vnn\_req, `IP\_TOP.ip\_pmc\_vnn\_req[NUM\_VNN\_ACK\_REQ-1:0]};

assign pgIF.fab\_pmc\_idle= `IP\_TOP.fab\_pmc\_idle;

assign `IP\_TOP.pmc\_fab\_pg\_rdy\_req\_b = pgIF.pmc\_fab\_pg\_rdy\_req\_b;

assign pgIF.fab\_pmc\_pg\_rdy\_ack\_b = `IP\_TOP.fab\_pmc\_pg\_rdy\_ack\_b;

assign pgIF.fab\_pmc\_pg\_rdy\_nack\_b = `IP\_TOP.fab\_pmc\_pg\_rdy\_nack\_b;

assign `IP\_TOP.fet\_en\_b = pgIF.fet\_en\_b;

assign pgIF.fet\_en\_ack\_b = `IP\_TOP.fet\_en\_ack\_b;

assign `IP\_TOP.fdfx\_pgcb\_bypass = pgIF. fdfx\_pgcb\_bypass;

assign `IP\_TOP.fdfx\_pgcb\_ovr = pgIF.fdfx\_pgcb\_ovr;

assign pgIF.ip\_pmc\_d3 = `IP\_TOP.ip\_pmc\_d3;

assign pgIF.ip\_pmc\_d0i3 = `IP\_TOP.ip\_pmc\_d0i3;

end: ASSIGN\_ALL\_BLK

endgenerate

CCAgentTI #(

.NUM\_SIP\_PGCB(NUM\_SIP\_PGCB),

.NUM\_FET(NUM\_FET),

.NUM\_FAB\_PGCB(NUM\_FAB\_PGCB),

.NUM\_SW\_REQ(NUM\_SW\_REQ),

.NUM\_PMC\_WAKE(NUM\_PMC\_WAKE),

.NUM\_PRIM\_EP(NUM\_PRIM\_EP),

.NUM\_SB\_EP(NUM\_SB\_EP),

.NUM\_VNN\_ACK\_REQ(NUM\_VNN\_ACK\_REQ),

.IS\_ACTIVE(IS\_ACTIVE),

.IP\_ENV\_TO\_CC\_AGENT\_PATH(“\*.gpio\_env.gpio\_pg\_agent”)

)ccTI(pgIF);

This is an example of the testbench connections where there is no Fabric in the test environment. The user needs to set NO\_FAB\_PGCB parameter to 1. If there is no SIP interface in the environment, the user needs to set NO\_SIP\_PGCB to 1.

PowerGatingIF#(

.NUM\_SIP\_PGCB(NUM\_SIP\_PGCB),

.NUM\_FET(NUM\_FET),

.NUM\_SW\_REQ(NUM\_SW\_REQ),

.NUM\_PMC\_WAKE(NUM\_PMC\_WAKE),

.NUM\_VNN\_ACK\_REQ(NUM\_VNN\_ACK\_REQ),

.NO\_FAB\_PGCB(1),

) ccIF ();

CCAgentTI #(

.NUM\_SIP\_PGCB(NUM\_SIP\_PGCB),

.NUM\_FET(NUM\_FET),

.NUM\_FAB\_PGCB(NUM\_FAB\_PGCB),

.NUM\_SW\_REQ(NUM\_SW\_REQ),

.NUM\_PMC\_WAKE(NUM\_PMC\_WAKE),

.NO\_FAB\_PGCB(1),

.IS\_ACTIVE(IS\_ACTIVE),

.NUM\_VNN\_ACK\_REQ(NUM\_VNN\_ACK\_REQ),

.IP\_ENV\_TO\_CC\_AGENT\_PATH(“\*.gpio\_env.gpio\_pg\_agent”)

)ccTI(ccIF);

NOTE: NUM\_VNN\_ACK\_REQ is added for TGPLP VNN removal requirement.

### Naming and Instantiating Testbench Components with parameterized interface

Shown below is an example of how to instantiate the agents and configure it using the PowerGatingConfigObject.

Note that the arguments need to be passed by name while configuring the agent using the config object methods. See system Verilog LRM for details on passing arguments by name.

class PowerGatingSaolaEnv extends ovm\_env;

`ovm\_component\_utils\_begin(PowerGatingSaolaEnv)

`ovm\_component\_utils\_end

CCAgent ccAgent;

PowerGatingConfig cc\_cfg;

function new(string name, ovm\_component parent);

super.new(name, parent);

endfunction

function void build();

// Turn off all the sequencers by default

set\_config\_int("\*sequencer", "count", 0);

set\_config\_int("\*gpio\_pg\_agent", "is\_active", 1);

**set\_config\_int("\*gpio\_pg\_agent\*", "hasPrinter", 1);**

super.build();

ccAgent = CCAgent::type\_id::create("gpio\_pg\_agent", this);

cc\_cfg = new({"gpio\_pg\_agent","ConfigObject"});

`ovm\_info(get\_full\_name(), "Agents created", OVM\_HIGH)

/\*\*\*\*\*\*\*\*\*

CC

\*\*\*\*\*\*\*\*\*\*/

cc\_cfg.SetTrackerName("GPIO");

//cc\_cfg.DisableConfigPrinting();

cc\_cfg.AddFETBlock(.index(0), .name("DOM0"));

cc\_cfg.AddFETBlock(.index(1), .name("DOM1"));

cc\_cfg.AddFETBlock(.index(2), .name("DOM2"));

cc\_cfg.AddFabricPGCB(.index(0), .name("FAB0"), .fet\_index(0),.hys(300ns), .ungate\_priority(4));

cc\_cfg.AddFabricPGCB(.index(1), .name("FAB1"), .fet\_index(0),.hys(400ns), .ungate\_priority(4));

cc\_cfg.AddFabricPGCB(.index(2), .name("FAB2"), .fet\_index(0),.hys(600ns), .ungate\_priority(4));

cc\_cfg.AddSIPPGCB(.index(0), .name("PGD1"), .fet\_index(0), .ungate\_priority(1), .pmc\_wake\_index(0), .sw\_ent\_index(1), .SB\_array({0}));

cc\_cfg.AddSIPPGCB(.index(1), .name("PGD2"), .fet\_index(1), .ungate\_priority(2), .pmc\_wake\_index(1), .sw\_ent\_index(0), .SB\_array({1}));

cc\_cfg.AddSIPPGCB(.index(2), .name("PGD3"), .fet\_index(2), .ungate\_priority(3), .pmc\_wake\_index(2), .sw\_ent\_index(2), .SB\_array({2}), fabric\_index(1));

cc\_cfg.AddSIP(.name("GPIO"), .sip\_type(PowerGating::HOST), .pgcb\_array({0, 1}), .AON\_prim\_array({0}), .d3[{0}], .d0i3[{0}]);

cc\_cfg.AddSBEP(.index(0), .source\_id('hE8));

cc\_cfg.AddSBEP(.index(1), .source\_id('hB5));

cc\_cfg.AddSBEP(.index(2), .source\_id('hA2));

cc\_cfg.AddPrimEP(.index(0), .AON\_EP(1), .pmc\_wake\_index(3)

.vnn\_ack\_req\_index(0),//index of vnn\_ack\_req of this SIP

);

//User set config object using {<name>, “ConfigObject”}

set\_config\_object("\*", "**gpio\_pg\_agentConfigObject**",cc\_cfg,0);

`ovm\_info(get\_full\_name(), "Set config object CC", OVM\_HIGH)

### Connecting Agents in Testbenc/TI with non-parameterized interface

Users can now choose to instantiate a set of non-parameterized interface which are corekit/collage-compliant. This way the interface can be part of the IP’s TI and SOC will connect these interfaces to the design using collage flows. See section called ”Non-parameterized Interface” . With these interfaces the IP’s TI will look something like this…

module ip\_ti(PowerGatingSIPIF kvm\_if, PowerGatingSIPIF ptio\_if, PowerGatingResetIF reset\_if, ….iosf\_sb\_intf iosf\_sb\_if, );

PowerGatingSIPIF kvm\_if;

PowerGatingSIPTI kvm\_ti(kvm\_if);

….…

endmodule

Here is a real example of a test-island connection

PowerGatingResetIF reset\_if();

PowerGatingResetTI #(

.IP\_ENV\_TO\_AGENT\_PATH("\*csme\_env.ccAgentCsme1\_col")

) reset\_cc\_ti(reset\_if);

PowerGatingSIPIF kvm\_if();

PowerGatingSIPIF ptio\_if();

PowerGatingFabricIF fab1\_if();

PowerGatingSIPTI #(

.NAME("KVM"),

.FET\_NAME("FET1"),

.IP\_ENV\_TO\_AGENT\_PATH("\*csme\_env.ccAgentCsme1\_col"))

cc\_kvm\_ti(kvm\_if);

PowerGatingSIPTI #(

.NAME("PTIO"),

.FET\_NAME("FET23"),

.IP\_ENV\_TO\_AGENT\_PATH("\*csme\_env.ccAgentCsme1\_col"))

cc\_ptio\_ti(ptio\_if);

PowerGatingFabricTI #(

.NAME("PTIO\_F"),

.IP\_ENV\_TO\_AGENT\_PATH("\*csme\_env.ccAgentCsme1\_col"))

cc\_fab1\_ti(fab1\_if);

IMPORTANT NOTE:

IP\_ENV\_TO\_CC\_AGENT\_PATH - This parameter specifies the full hierarchy of the CCAgent instance starting from the IP’s env name. The hierarchy should be specified in the form \*<Env’s OVM name>.<CCAgent OVM name>.

In the examples shown above, say the env is instantiated in the base test as follows

env = <GPIO env type>::type\_id::create("**csme\_env**", this);

The CCAgent is instantiated in the env as follows

ccAgent = CCAgent::type\_id::create("**ccAgent\_csme1\_col**",this)

So the parameter should be set to - **\*.csme\_env.ccAgent\_csme1\_col**

### Naming and instantiating TB components with non-parameterized interface

Here is an example of how to configure the VC if the non-parameterized interfaces are used.

cc\_cfg\_col.AddSIPPGCB(

.name("KVM"),

.ungate\_priority(1),

.side\_pid({'hE2})

);

cc\_cfg\_col.AddSIPPGCB(

.name("PTIO"),

.ungate\_priority(1),

.side\_pid({'hE3}),

.fabric\_name(“PTIO\_F”)

);

cc\_cfg\_col.AddFabricPGCB(

.name("PTIO\_F"),

.hys(300ns),

.ungate\_priority(4));

cc\_cfg\_col.AddSIP(.name("CSME1"),

.pgcb\_name({"KVM"})

);

cc\_cfg\_col.AddSBEP(.source\_id('hE2), .ip\_ready('hA0));

cc\_cfg\_col.SetTrackerName("PGCBAgentTracker\_csme1");

set\_config\_object("\*", "ccAgentCsme1\_colConfigObject",cc\_cfg\_col,0);

## Steps to compile and run test

ace –c –x -t <test\_name>

## hdl files

The hdl files are in the ace folder.

## Driving fet\_en\_ack\_b

Please see document below (if link don’t work file is now embedded)

<https://sharepoint.amr.ith.intel.com/sites/ChipsetHWSoC_PowerIP/Power%20WIKI%20Documents/Steps%20to%20drive%20IP%20ack_port.docx>



## UDF files

There are no UDF files provided but in a typical IP udf file, you would have to speficy the path to the hdl and the dependent libs as follows. Note: Post VCS version 2013.06 is causing error after removing the VCS Backward compatibility switch (BC mode switch ) XLRM PACKAGE IMPORT COMPAT = TRUE.  This switch is getting deprecated in the upcoming VCS release i.e. VCS 2014.03. Previously this error was being masked due to presence of the BC mode switch. A fix is provided in the udf file and ChassisPowerGatingVIP Pkg files. The IP will have to add a vlog\_opt to there udf file for compiling ChassisPowerGatingVIP. Refer to below for the the vlog\_opts switch “VCS\_EXPORT\_SUPPORT”.

ChassisPowerGatingVIP => {

-hdl\_spec => ['verif/lib/shared/ChassisPowerGatingVIP/ace/ChassisPowerGatingVIP.hdl],

-dependent\_libs => ['ovm\_pkg', 'sla\_pkg',],

-vlog\_opts => [

"-sverilog +define+VCS\_EXPORT\_SUPPORT",

}

## Creating a Cluster and Full Chip Testbench

Shown below is a block diagram of the cluster test environment.



In the full-chip/SOC environment, use “is\_active” config in the Agent use set the agent in passive mode.

set\_config\_int("\*gpio\_pg\_agent", "is\_active", 0);

Make sure it matches the IS\_ACTIVE in the test-island. Otherwise, you will get a warning and the CCAgent will override with IS\_ACTIVE specified in the TI.

# Implementing Test Scenarios

This section shows how to write tests. The previous section explained how to setup and configure a simulation envirnonment. In this section, we focus on features that allow the Agents to create test scenarios.

* Configuring the Agents
* Sending Specific Transaction Sequences
* Extending Transaction Constraints (Controlling Timing Delays)

This section describes how to stimulate and control a DUT, and the section that follows this one describes how to observe and verify a DUT. It discusses how configure the interface assertions, monitor, Scoreboard, and coverage collector.

## Configuring the Agents

This section shows how to configure Agents from a test or Testbench. Add in an example of how to configure Agents during the configure phase of OVM simulation using Agent configuration methods.

As shown in the previous sections, the PowerGatingConfig object can be used to configure the agent.

## Sending Specific Transaction Sequences (Using the Base Sequence)

This section shows how to create a customized Stimulus Generator to send directed transactions to the Agents.

The **CCAgentBaseSequence** must be used to create any sequence with the necessary constaints.

Example

class SIPSWPGReqSequence extends ovm\_sequence;

//=========================================================================

// PUBLIC VARIABLES

//=========================================================================

**CCAgentBaseSequence seq;**

//=========================================================================

// OVM Macros for public variables

//=========================================================================

`ovm\_sequence\_utils\_begin(SIPSWPGReqSequence, CCAgentSequencer)

`ovm\_sequence\_utils\_end

/\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* @brief Constructor.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*/

function new(string name = "SIPSWPGReqSequence");

super.new(name);

endfunction : new

task body();

`ovm\_do\_with(seq, {seq.cmd == PowerGating::SW\_PG\_REQ; seq.source == 0;seq.delay == 3;})

//if using the parameterized interface, sourceName can be used

`ovm\_create(seq);

seq.sourceName = "KVM";

`ovm\_rand\_send\_with(seq, {cmd == PowerGating::PMC\_SIP\_WAKE;})

//Or PowerGatingConfig::getSIPPGCBIndex can be used to specify the source

`ovm\_do(seq, {cmd == PowerGating::SIP\_PMC\_WAKE; source = PowerGatingConfig::getSIPPGCBIndex(“KVM”);})

endtask

endclass : SIPSWPGReqSequence

Note that the base sequence has a rand bit waitForComplete which can be set to 1 if the user wants to wait till the sequence compeltes. Please see the userguide to know what wait for compelte means for different sequences.

class SIPPMCWakeAllSequence extends ovm\_sequence;

//=========================================================================

// PUBLIC VARIABLES

//=========================================================================

CCAgentBaseSequence seq;

//=========================================================================

// OVM Macros for public variables

//=========================================================================

`ovm\_sequence\_utils\_begin(SIPPMCWakeAllSequence, CCAgentSequencer)

`ovm\_sequence\_utils\_end

/\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* @brief Constructor.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*/

function new(string name = "SIPPMCWakeAllSequence");

super.new(name);

endfunction : new

task body();

`ovm\_do\_with(seq, {seq.cmd == PowerGating::PMC\_SIP\_WAKE\_ALL; seq.delay == 3; **seq.waitForComplete == 1**;})

endtask

endclass : SIPPMCWakeAllSequence

## Extending Transaction Constraints (Controlling Timing Delays)

Complete list of constraints supported in this Agent is described in section 11.

The response sequence item’s constraints can be changed as shown below.

Once the new sequence item is created, the ovm factory function set\_type\_override\_by\_type can be used to override by type in the test.

class CCAgentResponseSeqItemNew extends CCAgentResponseSeqItem;

//=========================================================================

// OVM Macros for public variables

//=========================================================================

`ovm\_object\_utils\_begin(CCAgentResponseSeqItemNew)

`ovm\_object\_utils\_end

/\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* @brief Constructor.

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*/

function new(string name="PGCBAgentXaction");

super.new(name);

endfunction : new

constraint noResponse\_c {

noResponse == 0;

}

constraint delay\_pg\_ack\_c {

delay\_pg\_ack >= 0; delay\_pg\_ack < 6;

}

constraint delay\_ug\_ack\_c {

delay\_ug\_ack == 25;

}

constraint delay\_fab\_ug\_req\_c {

delay\_fab\_ug\_req >= 0; delay\_fab\_ug\_req < 6;

}

constraint delay\_fet\_en\_c {

delay\_fet\_en >= 0; delay\_fet\_en < 6;

}

constraint delay\_fet\_dis\_c {

delay\_fet\_dis >= 0; delay\_fet\_dis < 6;

}

endclass: CCAgentResponseSeqItemNew

Here is an example if a test where the type override is done

class ArbitrationTest extends PowerGatingBaseTest;

SIPPMCWakeAllSequence sipWakeAll;

SIPPMCWakeSequence sipPMCWake;

SIPSWPGReqSequence sipSWPGReqSeq;

SIPHWUGReqSequence sipHWUGReqSeq;

SIPHWSaveReqSequence sipHWSaveReqSeq;

SIPRandHWSaveReqSequence randsipHWSaveReqSeq;

SIPRandHWUGReqSequence randsipHWUGReqSeq;

`ovm\_component\_utils(ArbitrationTest)

function new(string name = "ArbitrationTest", ovm\_component parent = null);

super.new(name, parent);

endfunction

function void build();

set\_config\_int("\*", "count", 0);

set\_config\_int("\*","recording\_detail", OVM\_FULL);

ovm\_top.set\_report\_verbosity\_level(OVM\_FULL);

super.build();

**set\_type\_override\_by\_type(PGCBAgentResponseSeqItem::get\_type(), PGCBAgentResponseSeqItemNew1::get\_type());**

**set\_type\_override\_by\_type(CCAgentResponseSeqItem::get\_type(), CCAgentResponseSeqItemNew::get\_type());**

endfunction

# Standalone testbench

## Creating a Standalone Testbench

This section focuses on how to connect Agents in Standalone Testbench, with example codes.

Here is a block diagram of the standalone testbench which was used to validate the agents. The CC and PGCB agents are connected to each other



**Block diagram of standalone testbench**

## Extending the Testbench for Test Execution

Here is a list of existing tests that can be run on this standalone test-bench.

|  |  |
| --- | --- |
| Test Name | Description |
| FabricBasicTest | Fabric exit idle command  Make sure req and ack deassert  Fabric enter idle  Make sure req and ack assert |
| FabricAbortTest | Fabric exit idle command  Make sure req and ack assert  Fabric enter idle  Make sure req asserts  Fabric exit idle again before ack  Make sure the NACK asserts  Here make fabric enter idle again  Make sure the req deassert first and only then asserts again. |
| FabricAgentWakeTest | For this test the SetAgentWakeModel finction needs to be called  See section10.1 |
| FabricResponseOverrideTest | In this test, we use the OVM type overrise capabilities to override the delay constraints to >0 and <5.  The response seq item also contains a noResponse bit that can be used to prevent the agent from responding.  See section 11.2 |
| SIPBasicTest | 1. Wake up the SIP using PMC wake  2. Make sure req and ack deassert  3. Assert SW PG request  4. Make sure req and ack assert  7. Assert HW UG req  8. Make sure req and ack assert  9. Assert HW PG req  10. Make sure req and ack deassert |
| SIPAbortTest | Wake up the SIP using PMC wake  Make sure req and ack deassert  Assert HW Save req  Deassert HW Save req  Make sure the flow is aborted |
| ResetTest | Assert reset in the middle of the test |
| ArbitrationTest | In this test, the arbitration logic is tested |
| FETModeTest | This test is to validate the FET ON mode |
| WaitForComplete | This test is to validate waitforcomplete function for a pmc wake sequence |
| IPInaccTest | Tests all the state machines for IP Inacc state |
| Acc\_IPInaccTest | Tests all state machine arcs and to verify agent going from Acc PG state to In acc PG state |
| AssertionFailTest | Tests failure cases of all assertions |
| ConcurrentTest | Random test to test arbitration and make sure all requests get granted eventually. |
| ErrorPMCWakeTest | Test the error cases requested by PMC |
| FETModeTest | Tests the mode where fets are not turned off and also tests resetting the mode. |
| RestoreTest | Test basic retore flow |
| RestoreErrorTest | Test errorenous scenario where IP asserts pg\_req\_b while in the restore window. |
| DfxTest | Drives the DFX signals.  Plesae refer to this as an example.  CCAgentBaseSequence seq;  //start test  #2ns; //dont want to be in sync with clock  //asset bypass and ovr at the same time for PGCB no : 1. Set delay to 0  seq = new();  seq.randomize() with {cmd == PowerGating::FDFX\_BYPASS\_ASD; source == 0; delay == 0;};  seq.start(sla\_env.ccAgent.sequencer);  seq.randomize() with {cmd == PowerGating::FDFX\_OVR\_ASD; source == 0; delay == 0;};  seq.start(sla\_env.ccAgent.sequencer);  //IP to fill in code here - wait for IP signals to power gate here.  //now deassert ovr. IP must wake up  seq.randomize() with {cmd == PowerGating::FDFX\_OVR\_DSD; source == 0; delay == 10;};  seq.start(sla\_env.ccAgent.sequencer);    //IP to fill in code here - wait for IP signals to wake up here. |