



从零开始的RISC-V模拟器开发 第4讲 Spike篇之内存模拟

中国科学院软件研究所 PLCT实验室

李威威 liweiwei@iscas.ac.cn 王俊强 wangjunqiang@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn




回顾

• 指令执行流程: riscv/execute.cc: step()

```
auto ic_entry = _mmu->access_icache(pc);

#define ICACHE_ACCESS(i) { \
insn_fetch_t fetch = ic_entry->data; \
pc = execute_insn(this, pc, fetch); \
ic_entry = ic_entry->next; \
if (i == mmu_t::ICACHE_ENTRIES-1) break; \
if (unlikely(ic_entry->tag != pc)) break; \
if (unlikely(instret+1 == n)) break; \
instret++; \
state.pc = pc; \
}
```



```
inline icache_entry_t* access_icache(reg_t addr)
{
  icache_entry_t* entry = &icache[icache_index(addr)];
  if (likely(entry->tag == addr))
    return entry;
  return refill_icache(addr, entry);
}
```



```
state.pc = pc; \

state.pc = pc; \

static reg_t execute_insn(processor_t* p, reg_t pc, insn_fetch_t fetch)

{
...

npc = fetch.func(p, fetch.insn, pc);

...

static reg_t execute_insn(processor_t* p, reg_t pc, insn_fetch_t fetch)

{
...

npc = fetch.func(p, fetch.insn, pc);

...

return entry;

}

auto tlb_entry = translate_insn_addr(addr);

insn_bits_t insn = from_let*(uint16_t*)(tlb_entry.host_offset + addr));

insn_fetch_t fetch = {proc->decode_insn(insn), insn};

entry->tag = addr;

entry->next = &icache[icache_index(addr + length)];

entry->data = fetch;

...

return entry;

}
```



Spike内存系统层次结构

spike_main/spike.cc

```
for (auto& x : mems)
 std::unique ptr<icache sim t> ic;
                                               bus.add device(x.first, x.second);
 std::unique ptr<dcache sim t> dc;
 std::unique ptr<cache sim t>12;
sim t s(isa, priv, varch, nprocs, halted, real time clint, initrd start,
initrd end, bootargs, start pc, mems, plugin devices, htif args,
std::move(hartids), dm config, log path, dtb enabled, dtb file);
 if (ic && 12) ic->set miss handler(&*12);
 if (dc && 12) dc->set miss handler(&*12);
 for (size t i = 0; i < nprocs; i++)
  if (ic) s.get core(i)->get mmu()->register memtracer(&*ic);
  if (dc) s.get_core(i)->get_mmu()->register memtracer(&*dc);
```

Memory

Bus
MMU

processor



Spike内存系统—IC和DC

riscv/cachesim.h

```
class icache sim t: public cache memtracer t
public:
 icache sim t(const char* config) : cache memtracer t(config, "I$") {}
 bool interested in range(uint64 t begin, uint64 t end, access type type)
                                                          class deache sim t: public eache memtracer t
  return type == FETCH;
                                                           public:
 void trace(uint64_t addr, size_t bytes, access_type type)
                                                           dcache sim t(const char* config):
                                                          cache memtracer t(config, "D$") {}
  if (type == FETCH) cache->access(addr, bytes, false);
                                                           bool interested in range(uint64 t begin, uint64 t end,
                                                          access type type)
                                                            return type == LOAD \parallel type == STORE;
```

```
if (type == LOAD \parallel type == STORE) cache->access(addr,
```

void trace(uint64_t addr, size_t bytes, access_type type)

bytes, type == STORE);

Memory

Bus

processor





Spike内存系统—cache_memtracer_t

riscv/cachesim.h

```
class cache memtracer_t: public memtracer_t
public:
 cache_memtracer_t(const char* config, const char* name)
  cache = cache sim t::construct(config, name);
 ~cache memtracer t()
  delete cache;
 void set_miss_handler(cache sim t* mh)
  cache->set miss handler(mh);
                                     class memtracer t
 void set log(bool log)
                                     public:
                                      memtracer t() {}
  cache->set log(log);
                                      virtual ~memtracer_t() {}
                                      virtual bool interested_in_range(uint64 t begin, uint64 t end, access type
protected:
                                     type) = 0;
 cache sim t* cache;
                                      virtual void trace(uint64 t addr, size t bytes, access type type) = 0;
```

Memory

Bus
MMU

processor

riscv/memtracer.h




Spike内存系统—cache_sim_t及L2

riscv/cachesim.h

```
class cache sim t
public:
 cache sim t(size t sets, size t ways, size t linesz, const char* name);
 cache sim t(const cache sim t& rhs);
 virtual ~cache sim t();
 void access(uint64 t addr, size t bytes, bool store);
 void print stats();
 void set miss handler(cache sim t* mh) { miss handler = mh; }
 void set log(bool log) { log = log; }
 static cache sim t* construct(const char* config, const char* name);
protected:
 static const uint64 t VALID = 1ULL << 63;
 static const uint64 t DIRTY = 1ULL << 62;
 virtual uint64 t* check tag(uint64 t addr);
 virtual uint64 t victimize(uint64 t addr);
```

```
lfsr t lfsr;
cache sim t* miss handler;
size t sets;
size t ways;
size t linesz;
size t idx shift;
uint64 t* tags;
uint64 t read accesses;
uint64 t read misses;
uint64 t bytes read;
uint64 t write accesses;
uint64 t write misses;
uint64 t bytes written;
uint64 t writebacks;
std::string name;
bool log;
void init();
```





Spike内存系统—cache access

riscv/cachesim.cc

```
void cache sim t::access(uint64 t addr, size t bytes, bool store)
 store? write accesses++: read accesses++;
 (store? bytes written: bytes read) += bytes;
 uint64 t* hit way = check tag(addr);
 if (likely(hit way != NULL))
  if (store)
   *hit way = DIRTY;
  return;
 store? write misses++: read misses++;
 if (log)
  std::cerr << name << " "
        << (store ? "write" : "read") << " miss 0x"
        << std::hex << addr << std::endl;
```

```
uint64 t victim = victimize(addr);
 if ((victim & (VALID \mid DIRTY)) == (VALID \mid
DIRTY))
  uint64 t dirty addr = (victim & \sim(VALID)
DIRTY)) << idx shift;
  if (miss handler)
   miss handler->access(dirty addr, linesz, true);
  writebacks++;
 if (miss handler)
  miss handler->access(addr & ~(linesz-1), linesz,
false);
 if (store)
  *check tag(addr) = DIRTY;
```

Memory

processor


Bus



Spike内存系统—MMU

```
class mmu_t
{
  private:
    std::map<reg_t, reg_t> alloc_cache;
    std::vector<std::pair<reg_t, reg_t >> addr_tbl;
...
    memtracer_list_t tracer;
...
    // implement an instruction cache for simulator performance
    icache_entry_t icache[ICACHE_ENTRIES];
...
    void register_memtracer(memtracer_t*);
...
}
```


```
void mmu_t::register_memtracer(memtracer_t* t)
{
  flush_tlb();
  tracer.hook(t);
}
```





Spike内存系统—memtracer_list_t

```
class memtracer list t: public memtracer t
public:
 bool empty() { return list.empty(); }
 bool interested in range(uint64 t begin, uint64 t end, access type type)
  for (std::vector<memtracer t*>::iterator it = list.begin(); it != list.end(); ++it)
   if ((*it)->interested in range(begin, end, type))
     return true;
  return false;
 void trace(uint64 t addr, size t bytes, access type type)
  for (std::vector<memtracer t*>::iterator it = list.begin(); it != list.end(); ++it)
   (*it)->trace(addr, bytes, type);
 void hook(memtracer t* h)
  list.push_back(h);
private:
 std::vector<memtracer t*> list;
```








快速指令执行流程


• 指令执行流程: riscv/execute.cc: step()

```
auto ic_entry = _mmu->access_icache(pc);

#define ICACHE_ACCESS(i) { \
insn_fetch_t fetch = ic_entry->data; \
pc = execute_insn(this, pc, fetch); \
ic_entry = ic_entry->next; \
if (i == mmu_t::ICACHE_ENTRIES-1) break; \
if (unlikely(ic_entry->tag != pc)) break; \
if (unlikely(instret+1 == n)) break; \
instret++; \
state.pc = pc; \
}
```

riscv/mmu.h







inline icache entry t* **refill icache**(reg t addr, icache entry t* entry)

auto tlb entry = translate insn addr(addr);

```
insn_bits_t insn = from_le(*(uint16_t*)(tlb_entry.host_offset + addr));
int length = insn_length(insn);
...
insn_fetch_t fetch = {proc->decode_insn(insn), insn};
entry->tag = addr;
entry->next = &icache[icache_index(addr + length)];
entry->data = fetch;
...
return entry;
}

insn_bits_t insn = from_le(*(uint16_t*)(tlb_entry.host_offset + addr));
int length = insn_length(insn);
...
insn_fetch_t fetch = {proc->decode_insn(insn), insn};
entry->tag = addr;
entry->next = &icache[icache_index(addr + length)];
entry->data = fetch;
...
return entry;
}
```



慢速指令执行流程


• 指令执行流程: riscv/execute.cc: step()

```
insn_fetch_t fetch = mmu->load_insn(pc);
if (debug && !state.serialized)
  disasm(fetch.insn);
pc = execute_insn(this, pc, fetch);
advance_pc();
```



```
inline insn_fetch_t load_insn(reg_t addr)
{
  icache_entry_t entry;
  return refill_icache(addr, &entry)->data;
}
```





```
struct insn_fetch_t
{
  insn_func_t func;
  insn_t insn;
};
```



```
static reg_t execute_insn(processor_t* p, reg_t pc,
insn_fetch_t fetch)
{
...
    npc = fetch.func(p, fetch.insn, pc);
...
}
```

```
inline icache_entry_t* refill_icache(reg_t addr, icache_entry_t* entry)
{
    auto tlb_entry = translate_insn_addr(addr);
    insn_bits_t insn = from_le(*(uint16_t*)(tlb_entry.host_offset + addr));
    int length = insn_length(insn);
    ...


insn_fetch_t fetch = {proc->decode_insn(insn), insn};
    entry->tag = addr;
    entry->next = &icache[icache_index(addr + length)];
    entry->data = fetch;

...
    return entry;
}
```



Spike内存系统——取指流程


```
inline icache entry t* refill icache(reg t addr, icache entry t* entry)
  auto tlb_entry = translate_insn_addr(addr);
  insn bits t insn = from le(*(uint16 t*)(tlb entry.host offset +
addr));
  insn_fetch_t fetch = {proc->decode_insn(insn), insn};
  entry->tag = addr;
  entry->next = &icache[icache index(addr + length)];
  entry->data = fetch;
  reg t paddr = tlb entry.target offset + addr;;
  if (tracer.interested_in_range(paddr, paddr + 1, FETCH)) {
   entry->tag = -1;
   tracer.trace(paddr, length, FETCH);
  return entry;
```





Spike内存系统—地址转换

```
inline tlb entry t translate insn addr(reg t addr) {
  reg t vpn = addr >> PGSHIFT;
  if (likely(tlb insn tag[vpn % TLB ENTRIES] == vpn))
   return tlb data[vpn % TLB ENTRIES];
  tlb entry t result;
  if (unlikely(tlb_insn_tag[vpn % TLB_ENTRIES] != (vpn |
TLB CHECK TRIGGERS))) {
   result = fetch slow path(addr);
  } else {
   result = tlb data[vpn % TLB ENTRIES];
  if (unlikely(tlb insn tag[vpn % TLB ENTRIES] == (vpn |
TLB CHECK TRIGGERS))) {
   uint16_t* ptr = (uint16_t*)(tlb_data[vpn % TLB_ENTRIES].host_offset + addr);
   int match = proc->trigger match(OPERATION EXECUTE, addr, from le(*ptr));
   if (match \geq = 0) {
    throw trigger matched t(match, OPERATION EXECUTE, addr, from le(*ptr));
  return result;
```








Spike内存系统扩展—取指转换慢速路径

riscv/mmu.cc

```
tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)
{
    reg_t paddr = translate(vaddr, sizeof(fetch_temp), FETCH, 0);

if (auto host_addr = sim->addr_to_mem(paddr)) {
    return refill_tlb(vaddr, paddr, host_addr, FETCH);
} else {
    if (!mmio_load(paddr, sizeof fetch_temp, (uint8_t*)&fetch_temp))
        throw trap_instruction_access_fault(vaddr, 0, 0);
    tlb_entry_t entry = {(char*)&fetch_temp - vaddr, paddr - vaddr};
    return entry;
}
}
```





Spike内存系统扩展——取指转换慢速路径

riscv/mmu.cc

```
tlb_entry_t mmu_t::fetch_slow_path(reg_t vaddr)
{
    reg_t paddr = translate(vaddr, sizeof(fetch_temp), FETCH, 0);

if (auto host_addr = sim->addr_to_mem(paddr)) {
    return refill_tlb(vaddr, paddr, host_addr, FETCH);
} else {
    if (!mmio_load(paddr, sizeof fetch_temp, (uint8_t*)&fetch_temp))
        throw trap_instruction_access_fault(vaddr, 0, 0);
    tlb_entry_t entry = {(char*)&fetch_temp - vaddr, paddr - vaddr};
    return entry;
}
```

riscv/sim.cc

```
char* sim_t::addr_to_mem(reg_t addr) {
  if (!paddr_ok(addr))
    return NULL;
  auto desc = bus.find_device(addr);
  if (auto mem = dynamic_cast<mem_t*>(desc.second))
    if (addr - desc.first < mem->size())
    return mem->contents() + (addr - desc.first);
  return NULL;
}
```

Memory

Bus

MMU

processor

DC


 $\overline{\circ}$





Spike内存系统扩展—填充tlb

```
tlb entry t mmu t::refill tlb(reg t vaddr, reg t paddr, char* host addr, access type type)
 reg t idx = (vaddr >> PGSHIFT) % TLB ENTRIES;
 reg t expected tag = vaddr >> PGSHIFT;
 if ((tlb load tag[idx] & ~TLB CHECK TRIGGERS) != expected tag)
  tlb load tag[idx] = -1;
 if ((tlb_store_tag[idx] & ~TLB CHECK TRIGGERS) != expected tag)
  tlb store tag[idx] = -1;
 if ((tlb insn tag[idx] & ~TLB CHECK TRIGGERS) != expected tag)
  tlb insn tag[idx] = -1;
 if ((check triggers fetch && type == FETCH) ||
   (check triggers load && type == LOAD)
   (check triggers store && type == STORE))
  expected tag |= TLB CHECK TRIGGERS;
 if (pmp homogeneous(paddr & ~reg t(PGSIZE - 1), PGSIZE)) {
  if (type == FETCH) tlb insn tag[idx] = expected tag;
  else if (type == STORE) tlb store tag[idx] = expected tag;
  else tlb load tag[idx] = expected tag;
 tlb entry t entry = {host addr - vaddr, paddr - vaddr};
 tlb data[idx] = entry;
 return entry;
```





Spike内存系统—加载内存

```
WRITE_RVC_RS2S(MMU.load_int32(RVC_RS1S + insn.rvc_lw_imm()));
```

load_func(int16, load, 0)
load_func(int32, load, 0)

```
#define load func(type, prefix, xlate flags) \
  inline type## t prefix## ##type(reg t addr, bool
require alignment = false) { \
   if ((xlate flags) != 0) \
    flush tlb(); \
   if (unlikely(addr & (sizeof(type## t)-1))) { \
    if (require alignment)
load reserved address misaligned(addr); \
    else return misaligned load(addr, sizeof(type## t)); \
   reg t vpn = addr >> PGSHIFT; \
   size t size = sizeof(type## t); \
   if (likely(tlb load tag[vpn % TLB ENTRIES] == vpn)) { \
    if (proc) READ MEM(addr, size); \
    return
from target(*(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr)); \
   if (unlikely(tlb load tag[vpn % TLB ENTRIES] == (vpn |
TLB CHECK TRIGGERS))) { \
```

```
type## t data =
from target(*(target endian<type## t>*)(
tlb data[vpn % TLB ENTRIES].host offset + addr)); \
    if (!matched trigger) { \
      matched trigger =
trigger exception(OPERATION_LOAD, addr, data); \
      if (matched trigger) \
       throw *matched trigger; \
    if (proc) READ MEM(addr, size);
    return data; \
   target endian<type## t> res; \
   load slow path(addr, sizeof(type## t),
(uint8 t*)&res, (xlate flags)); \
   if (proc) READ MEM(addr, size); \
   if ((xlate flags) != 0) \
    flush tlb(); \
   return from target(res); \
```

Memory

Bus

processor

DC





Spike内存系统—加载内存

```
WRITE RVC RS2S(MMU.load int32(RVC RS1S + insn.rvc lw imm()));
```

load_func(int16, load, 0) load func(int32, load, 0)

```
#define load func(type, prefix, xlate flags) \
  inline type## t prefix## ##type(reg t addr, bool
require alignment = false) { \
   if ((xlate flags) != 0) \
    flush tlb(); \
   if (unlikely(addr & (sizeof(type## t)-1))) { \
    if (require alignment)
load reserved address misaligned(addr); \
    else return misaligned load(addr, sizeof(type## t)); \
   reg t vpn = addr >> PGSHIFT; \
   size t size = sizeof(type## t); \
   if (likely(tlb load tag[vpn % TLB ENTRIES] == vpn)) {
    if (proc) READ MEM(addr, size); \
     return
from target(*(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr)); \
   if (unlikely(tlb_load_tag[vpn % TLB_ENTRIES] == (vpn |
TLB CHECK TRIGGERS))) { \
```

```
type## t data =
from target(*(target endian<type## t>*)(
tlb data[vpn % TLB ENTRIES].host offset + addr)); \
    if (!matched trigger) { \
      matched trigger =
trigger exception(OPERATION_LOAD, addr, data); \
      if (matched trigger) \
       throw *matched trigger; \
    if (proc) READ MEM(addr, size);
    return data; \
   target endian<type## t> res; \
   load slow path(addr, sizeof(type## t),
(uint8 t*)&res, (xlate flags)); \
   if (proc) READ MEM(addr, size); \
   if ((xlate flags) != 0) \
    flush tlb(); \
   return from target(res); \
```

Bus

processor


Memory



Spike内存系统—加载数据慢速路径

riscv/mmu.cc

```
void mmu_t::load_slow_path(reg_t addr, reg_t len, uint8 t* bytes, uint32 t
xlate flags)
 reg t paddr = translate(addr, len, LOAD, xlate flags);
 if (auto host addr = sim->addr to mem(paddr)) {
  memcpy(bytes, host_addr, len);
  if (tracer.interested in range(paddr, paddr + PGSIZE, LOAD))
   tracer.trace(paddr, len, LOAD);
  else
   refill tlb(addr, paddr, host addr, LOAD);
  else if (!mmio load(paddr, len, bytes)) {
  throw trap load access fault((proc)? proc->state.v: false, addr, 0, 0);
 if (!matched trigger) {
  reg t data = reg from bytes(len, bytes);
  matched trigger = trigger exception(OPERATION LOAD, addr, data);
  if (matched trigger)
   throw *matched trigger;
```





Spike内存系统—存储内存

```
MMU.store_uint32(RVC_RS1S + insn.rvc_lw_imm(), RVC_RS2S);
```

```
#define store func(type, prefix, xlate flags) \
  void prefix## ##type(reg t addr, type## t val) { \
   if ((xlate flags) != 0) \
    flush tlb(); \
   if (unlikely(addr & (sizeof(type## t)-1))) \
     return misaligned store(addr, val, sizeof(type## t));
   reg t vpn = addr >> PGSHIFT; \
   size t size = sizeof(type## t);
   if (likely(tlb store tag[vpn % TLB ENTRIES] ==
vpn)) { \
     if (proc) WRITE MEM(addr, val, size); \
     *(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr) = to target(val); \
   else if (unlikely(tlb store tag[vpn % TLB ENTRIES]
== (vpn | TLB CHECK TRIGGERS))) { \
     if (!matched trigger) { \
      matched trigger =
trigger exception(OPERATION STORE, addr, val); \
```

```
store_func(uint8, store, 0)
store_func(uint16, store, 0)
store_func(uint32, store, 0)
store_func(uint64, store, 0)
```

```
if (matched trigger) \
       throw *matched trigger; \
     if (proc) WRITE MEM(addr, val, size); \
     *(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr) = to target(val);
   else { \
    target endian<type## t> target val =
to target(val); \
     store slow path(addr, sizeof(type## t), (const
uint8 t*)&target val, (xlate flags));
    if (proc) WRITE MEM(addr, val, size); \
   if ((xlate flags) != 0) \
    flush tlb(); \
```

Memory

Bus

MIMU

processor

DC



Spike内存系统—存储内存

```
MMU.store_uint32(RVC_RS1S + insn.rvc_lw_imm(), RVC_RS2S);
```

```
#define store func(type, prefix, xlate flags) \
  void prefix## ##type(reg t addr, type## t val) { \
    if ((xlate flags) != 0) \
     flush tlb(); \
    if (unlikely(addr & (sizeof(type## t)-1))) \
     return misaligned store(addr, val, sizeof(type## t));
   reg t vpn = addr >> PGSHIFT; \
   size t size = sizeof(type## t):
   if (likely(tlb store tag[vpn % TLB ENTRIES] ==
vpn)) { \
     if (proc) WRITE MEM(addr, val, size); \
     *(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr) = to target(val); \
    else if (unlikely(tlb store tag[vpn % TLB ENTRIES]
== (vpn | TLB CHECK TRIGGERS))) { \
     if (!matched trigger) { \
      matched trigger =
trigger exception(OPERATION STORE, addr, val); \
```

```
store_func(uint8, store, 0)
store_func(uint16, store, 0)
store_func(uint32, store, 0)
store_func(uint64, store, 0)
```

```
if (matched trigger) \
       throw *matched trigger; \
     if (proc) WRITE MEM(addr, val, size); \
     *(target endian<type## t>*)(tlb data[vpn %
TLB ENTRIES].host offset + addr) = to target(val);
    else { \
     target endian<type## t> target val =
to target(val); \
     store slow path(addr, sizeof(type## t), (const
uint8 t*)&target val, (xlate flags)); \
     if (proc) WRITE MEM(addr, val, size); \
    if ((xlate flags) != 0)
     flush tlb(); \
```

Memory

Bus

MMU

processor

DC


٦



Spike内存系统—存储慢速路径

riscv/mmu.cc

```
void mmu_t::store_slow_path(reg_t addr, reg_t len, const uint8 t* bytes,
uint32 t xlate flags)
 reg t paddr = translate(addr, len, STORE, xlate flags);
 if (!matched trigger) {
  reg t data = reg from bytes(len, bytes);
  matched trigger = trigger exception(OPERATION STORE, addr, data);
  if (matched trigger)
   throw *matched trigger;
if (auto host addr = sim->addr to mem(paddr)) {
  memcpy(host addr, bytes, len);
  if (tracer.interested_in_range(paddr, paddr + PGSIZE, STORE))
   tracer.trace(paddr, len, STORE);
  else
   refill_tlb(addr, paddr, host_addr, STORE);
  else if (!mmio store(paddr, len, bytes)) {
  throw trap_store_access_fault((proc) ? proc->state.v : false, addr, 0, 0);
```








snapshot机制回顾

snapshot(快照)功能,可以用来保存系统运行到某一时刻的状态,提供某一时刻系统运行状态的完全拷贝,同时支持从该保存点继续运行的能力



github库: https://github.com/plctlab/plct-spike/tree/plct-snapshot



snapshot机制—写内存保存

对写内存进行标记

```
void mmu t::store slow path(reg t addr, reg t len, const uint8 t* bytes, uint32 t xlate flags)
reg t paddr = translate(addr, len, STORE, xlate flags);
 if (!matched trigger) {
  reg t data = reg from bytes(len, bytes);
  matched trigger = trigger exception(OPERATION STORE, addr, data);
  if (matched trigger)
   throw *matched trigger;
 if (auto host addr = sim->addr to mem(paddr)) {
  (*sim->get tags())[paddr >> PGSHIFT] = true;
  memcpy(host addr, bytes, len);
  if (tracer.interested in range(paddr, paddr + PGSIZE, STORE))
   tracer.trace(paddr, len, STORE);
  else
   refill tlb(addr, paddr, host addr, STORE);
  else if (!mmio_store(paddr, len, bytes)) {
  throw trap store access fault(addr, 0, 0);
```





snapshot机制—写内存保存

只dump标记为写的内存

snapshot/ramdump.cc

```
bool snapshot_t::ramdump(ofstream &out)
{
  for (auto tag: *tags) {
    out.write((char *)&tag.first, sizeof(tag.first)); // vaddr
    size_t size = 1 << PGSHIFT;
    char *addr = sim -> addr_to_mem(tag.first * size);
    if(addr == NULL)
        return false;
    out.write((char *)addr, size);
    }
    return true;
}
```

谢谢各位

欢迎提问、讨论、交流合作