



从零开始的RISC-V模拟器开发第1讲Spike篇之CPU模拟


中国科学院软件研究所 PLCT实验室 李威威 liweiwei@iscas.ac.cn 王俊强 wangjunqiang@iscas.ac.cn 吴伟 wuwei2016@iscas.ac.cn





回顾

Spike是针对RISCV的轻量级指令集模拟器








本节课内容


Spike是针对RISCV的轻量级指令集模拟器







Spike代码结构



主要功能代码包括:

- riscv: 包含主要的模拟功能支持代码
- disasm: 包含反汇编支持代码
- fesvr: 包含frontend server支持代码
- spike_dasm/spike_main:包含Spike相关工具main代码
- softfloat: 包含浮点库支持代码
- fdt: 包含flat device tree操作相关代码





Spike启动流程







Spike启动流程—指令集相关参数



spike_main/spike.cc: main

--isa=<name> RISC-V ISA string [default RV64IMAFDC]

```
parser.option(0, "isa", 1, [&](const char* s){isa = s;});
```





Spike启动流程—指令集相关参数



spike_main/spike.cc: main

--extension=<name> Specify RoCC Extension

```
parser.option(0, "extension", 1, [&](const char*
s){extensions.push_back(find_extension(s));});
```

```
for (size_t i = 0; i < nprocs; i++)
{
  if (ic) s.get_core(i)->get_mmu()->register_memtracer(&*ic);
  if (dc) s.get_core(i)->get_mmu()->register_memtracer(&*dc);
  for (auto e : extensions)
    s.get_core(i)->register_extension(e());
}
```





Spike启动流程—基础指令集相关参数



spike_main/spike.cc: main

--extlib=<name> Shared library to load

```
parser.option(0, "extlib", 1, [&](const char *s){
    void *lib = dlopen(s, RTLD_NOW | RTLD_GLOBAL);
    if (lib == NULL) {
        fprintf(stderr, "Unable to load extlib '%s': %s\n", s, dlerror());
        exit(-1);
    }
});
```

riscv/extension.h

```
#define REGISTER_EXTENSION(name, constructor) \
    class register_##name { \
        public: register_##name() { register_extension(#name, constructor); } \
        }; static register_##name dummy_##name;
```





Spike启动流程—初始化processor




riscv/processor.cc

```
processor t::processor t(const char* isa, const char* priv, const char* varch,
               simif t* sim, uint32 t id, bool halt on reset,
               FILE* log file)
 : debug(false), halt request(HR NONE), sim(sim), id(id), xlen(0),
 histogram enabled(false), log commits enabled(false),
 log file(log file), halt on reset(halt on reset),
 extension_table(256, false), impl table(256, false), last pc(1), executions(1)
 VU.p = this;
 parse_isa_string(isa);
 parse priv string(priv);
 parse varch string(varch);
 register base instructions();
 mmu = new mmu t(sim, this);
 disassembler = new disassembler t(max xlen);
 for (auto e : custom extensions)
  for (auto disasm_insn : e.second->get disasms())
   disassembler->add insn(disasm insn);
```





Spike启动流程—解析指令集前缀



riscv/procesor.cc:


void processor_t::parse_isa_string(const char* str)

```
max xlen = 64;
 max isa = reg t(2) << 62;
 if (strncmp(p, "rv32", 4) == 0)
  max xlen = 32, max isa = reg t(1) \ll 30, p += 4;
 else if (strncmp(p, "rv64", 4) == 0)
  p += 4;
 else if (strncmp(p, "rv", 2) == 0)
  p += 2;
 if (!*p) {
  p = "imafdc";
 } else if (*p == 'g') { // treat "G" as "IMAFD"
  tmp = std::string("imafd") + (p+1);
  p = &tmp[0];
isa string = "rv" + std::to string(max xlen) + p;
```





Spike启动流程—解析支持的标准指令集



riscv/procesor.cc:


void processor_t::parse_isa_string(const char* str)

```
while (*p) {
  if (islower(*p)) {
                                                                                  const char* all_subsets =
   \max isa = 1L << (*p - 'a');
                                                                                 "imafdqch"
   extension table[toupper(*p)] = true;
                                                                                #ifdef SIZEOF INT128
   if (strchr(all subsets, *p)) {
                                                                                    \mathbf{v}^{\mathbf{v}}
    p++;
                                                                                #endif
   } else if (*p == 'x') {
                                                                                    1111
    } else {
    sprintf(error msg, "unsupported extension '%c'", *p);
    bad isa string(str, error msg);
  } else if (*p == ' ') {
  } else {
   sprintf(error msg, "can't parse '%c(%d)'", *p, *p);
   bad isa string(str, error msg);
```





Spike启动流程—解析支持的外部扩展指令集



riscv/procesor.cc:

```
void processor_t::parse_isa_string(const char* str)
```

```
while (*p) {
  if (islower(*p)) {
                                                                                扩展表示: xnice demo
   if (strchr(all subsets, *p)) {
    \} else if (*p == 'x') {
    const char* ext = p + 1, *end = ext;
    while (islower(*end) || *end == ' ')
     end++;
    auto ext str = std::string(ext, end - ext);
    if (ext str != "dummy")
     register extension(find extension(ext str.c str())());
    p = end;
    } else {
  } else if (*p == ' ') ...
```





外部指令集查找和注册

riscv/extensions.cc

```
void register_extension(const char* name,
std::function<extension_t*()> f)
{
  extensions()[name] = f;
}
```

```
static std::map<std::string,
std::function<extension_t*()>>& extensions()
{
    static std::map<std::string,
    std::function<extension_t*()>> v;
    return v;
}
```

```
std::function<extension t*()> find_extension(const char* name)
 if (!extensions().count(name)) {
  // try to find extension xyz by loading libxyz.so
  std::string libname = std::string("lib") + name + ".so";
  std::string libdefault = "libcustomext.so";
  bool is default = false;
  auto dlh = dlopen(libname.c str(), RTLD LAZY);
  if (!dlh) {
   dlh = dlopen(libdefault.c_str(), RTLD_LAZY);
   if (!dlh) {
     fprintf(stderr, "couldn't find shared library either '%s' or '%s')\n",
          libname.c str(), libdefault.c str());
     exit(-1);
   is default = true;
  if (!extensions().count(name)) {
   fprintf(stderr, "couldn't find extension '%s' in shared library '%s'\n",
        name, is default? libdefault.c str(): libname.c str());
   exit(-1);
 return extensions()[name];
```



指令集内部注册

```
void processor t::register extension(extension t* x)
 for (auto insn : x->get_instructions())
  register insn(insn);
 build opcode map();
 if (disassembler)
  for (auto disasm insn : x->get disasms())
   disassembler->add insn(disasm insn);
 if (!custom extensions.insert(std::make pair(x->name(), x)).second) {
  fprintf(stderr, "extensions must have unique names (got two named
\"%s\"!)\n", x->name());
  abort();
x->set processor(this);
```

```
class processor_t : public abstract_device_t
{
...
std::unordered_map<std::string, extension_t*> custom_extensions;
disassembler_t* disassembler;
...
std::vector<bool> extension_table;
...
std::vector<insn_desc_t*> instructions;
...
}
```





Spike启动流程—解析支持的其它扩展指令集



riscv/procesor.cc:

void processor_t::parse_isa_string(const char* str)

```
while (*p) {
  if (islower(*p)) {
                                                                    扩展表示: _zfh, _xnice_demo
  } else if (*p == '_') {
   const char* ext = p + 1, *end = ext;
   if (*ext == 'x') {
    p++;
    continue;
   while (islower(*end))
    end++;
   auto ext str = std::string(ext, end - ext);
   if (ext str == "zfh") {
    extension table [EXT ZFH] = true;
    sprintf(error msg, "unsupported extension '%s"", ext str.c str());
    bad isa string(str, error msg);
   p = end;
  } else ...
```





Nuclei NICE指令集

Nuclei™ Instruction Co-unit Extension

"Nuclei Core Series supports configurable NICE (Nuclei Instruction Co-unit Extension) to support extensive customization and specialization. NICE allows customers to create user-defined instructions, enabling the integrations of custom hardware co-units that improve domain-specific performance while reducing power consumption."

-- 《Nuclei™ N200 Nuclei Instruction Co-Unit Extension》





Nuclei NICE指令集—指令编码

Table 2-1 RISC-V base opcode map, inst[1:0]=11

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]	000				100			(>32 <i>b</i>)
00	LOAD	LOAD-FP	Custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48 <i>b</i>
01	STORE	STORE-FP	Custom-1	AMO	OP	LUI	OP-32	64 <i>b</i>
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48 <i>b</i>
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom-3/rv128	≥80 <i>b</i>

31	$25\ 24$	20 19	15	14	13	12	11	7 6	0
funct7	rs2		rs1	xd	xs1	xs2	$^{\mathrm{rd}}$	opcode	
7	5	,	5	1	1	1	5	7	

Figure 2-1 NICE instruction format



指令集扩展方法—内部指令集扩展方法

内部指令集支持数据结构: riscv/processor.hstd::vector<bool> extension_table;

```
typedef enum {
// 65('A') ~ 90('Z') is reserved for standard <u>isa</u> in <u>misa</u>

EXT_ZFH = 0,
} isa_extension_t;
```

```
const char* all_subsets =
"imafdqch"
#ifdef __SIZEOF_INT128__
"v"
#endif
"";
```





指令集扩展方法—内部指令集扩展方法举例

内部指令集支持数据结构: riscv/processor.h
 std::vector<bool> extension table;

```
typedef enum {

// 65('A') \sim 90('Z') is reserved for standard <u>isa</u> in <u>misa</u>

EXT\_ZFH = 0,
} isa_extension_t;
```



```
typedef enum {
// 65('A') ~ 90('Z') is reserved for standard <u>isa</u> in <u>misa</u>

EXT_ZFH = 0,

EXT_ZNICE,
} isa_extension_t;
```

void processor_t::parse_priv_string(const char* str)

```
if (ext_str == "zfh") {
    extension_table[EXT_ZFH] = true;
} else if (ext_str == "znice") {
    extension_table[EXT_ZNICE] = true;
} else {
    sprintf(error_msg, "unsupported extension '%s'",
    ext_str.c_str());
    bad_isa_string(str, error_msg);
}
```





指令集扩展方法—内部指令集扩展方法举例

内部指令集支持数据结构: riscv/processor.h
 std::vector<bool> extension table;

```
typedef enum {

// 65('A') \sim 90('Z') is reserved for standard <u>isa</u> in <u>misa</u>

EXT\_ZFH = 0,
} isa_extension_t;
```



```
typedef enum {
// 65('A') ~ 90('Z') is reserved for standard <u>isa</u> in <u>misa</u>

EXT_ZFH = 0,

EXT_ZNICE,
} isa_extension_t;
```

```
--isa=rv64gc_znice
```

void processor_t::parse_priv_string(const char* str)

```
if (ext_str == "zfh") {
    extension_table[EXT_ZFH] = true;
} else if (ext_str == "znice") {
    extension_table[EXT_ZNICE] = true;
} else {
    sprintf(error_msg, "unsupported extension '%s'",
    ext_str.c_str());
    bad_isa_string(str, error_msg);
}
```





指令集扩展方法—外部指令集扩展方法

riscv/extension.h

```
class extension t
public:
 virtual std::vector<insn desc t> get_instructions() = 0;
 virtual std::vector<disasm_insn_t*> get_disasms() = 0;
 virtual const char* name() = 0;
 virtual void reset() {};
 virtual void set debug(bool value) {};
 virtual ~extension t();
 void set_processor(processor_t* _p) { p = _p; }
protected:
 processor t* p;
 void illegal_instruction();
 void raise_interrupt();
 void clear_interrupt();
```

主要实现的功能:

- name(): 返回扩展指令集的名称,用于查找 该指令集
- **get_instructions()**: 返回扩展指令集所支持的所有指令描述信息
- **get_disasms**(): 返回扩展指令集所支持的所有指令的汇编描述信息



指令集扩展方法—外部指令集扩展举例

nicext/ nice_demo.cc

```
class nice demo t: public extension t
public:
const char* name() { return "nice demo"; }
 nice_demo_t() {}
 std::vector<insn desc t> get instructions() {
  std::vector<insn desc t> insns;
  insns.push back((insn desc t){0x0400207b, 0xFE00707F, custom sbuf, custom sbuf});
  insns.push back((insn desc t){0x0800207b, 0xFE00707F, custom wsetup, custom wsetup});
  insns.push back((insn desc t){0x0C00607b, 0xFE00707F, custom rowsum, custom rowsum});
  return insns;
std::vector<disasm insn t*> get_disasms() {
  std::vector<disasm insn t*> insns;
  insns.push back(new disasm insn t("custom sbuf", 0x0400207b, 0xFE00707F, {&xrs1}));
  insns.push back(new disasm insn t("custom wsetup", 0x0800207b, 0xFE00707F, {&xrs1}));
  insns.push back(new disasm insn t("custom rowsum", 0x0C00607b, 0xFE00707F, {&xrd, &xrs1}));
  return insns;
```





指令集扩展方法—外部指令集扩展举例

```
class nice demo t: public extension t
                                                          --extension=nice demo --extlib=libnicext.so
public:
 const char* name() { return "nice demo"; }
 nice_demo_t() {}
 std::vector<insn desc t> get instructions() {
  std::vector<insn desc t>insns;
  insns.push back((insn desc t){0x0400207b, 0xFE00707F, custom sbuf, custom sbuf});
  insns.push back((insn desc t){0x0800207b, 0xFE00707F, custom wsetup, custom wsetup});
  insns.push back((insn desc t){0x0C00607b, 0xFE00707F, custom rowsum, custom rowsum});
  return insns;
 std::vector<disasm insn t*> get disasms() {
  std::vector<disasm insn t*> insns;
  insns.push back(new disasm insn t("custom sbuf", 0x0400207b, 0xFE00707F, {&xrs1}));
  insns.push_back(new disasm_insn_t("custom_wsetup", 0x0800207b, 0xFE00707F, {&xrs1}));
  insns.push back(new disasm insn t("custom rowsum", 0x0C00607b, 0xFE00707F, {&xrd,
&xrs1}));
  return insns;
```





指令集扩展方法—外部指令集扩展举例

```
class nice demo t: public extension t
                                                         --isa=rv64gc xnice demo --extlib=libnicext.so
public:
 const char* name() { return "nice demo"; }
 nice_demo_t() {}
                                                         REGISTER EXTENSION(nice demo, []() { return new nice demo t; })
 std::vector<insn desc t> get instructions() {
  std::vector<insn desc t>insns;
  insns.push back((insn desc t){0x0400207b, 0xFE00707F, custom sbuf, custom sbuf});
  insns.push back((insn desc t){0x0800207b, 0xFE00707F, custom wsetup, custom wsetup});
  insns.push back((insn desc t){0x0C00607b, 0xFE00707F, custom rowsum, custom rowsum});
  return insns;
 std::vector<disasm insn t*> get disasms() {
  std::vector<disasm insn t*> insns;
  insns.push back(new disasm insn t("custom sbuf", 0x0400207b, 0xFE00707F, {&xrs1}));
  insns.push back(new disasm insn t("custom wsetup", 0x0800207b, 0xFE00707F, {&xrs1}));
  insns.push back(new disasm insn t("custom rowsum", 0x0C00607b, 0xFE00707F, {&xrd,
&xrs1}));
  return insns;
```



指令集扩展方法—ROCC扩展

riscv/rocc.h

```
class rocc_t : public extension_t
{
  public:
    virtual reg_t custom0(rocc_insn_t insn, reg_t xs1, reg_t xs2);
    virtual reg_t custom1(rocc_insn_t insn, reg_t xs1, reg_t xs2);
    virtual reg_t custom2(rocc_insn_t insn, reg_t xs1, reg_t xs2);
    virtual reg_t custom3(rocc_insn_t insn, reg_t xs1, reg_t xs2);
    virtual reg_t custom3(rocc_insn_t insn, reg_t xs1, reg_t xs2);
    std::vector<insn_desc_t> get_instructions();
    std::vector<disasm_insn_t*> get_disasms();
};
```

```
struct rocc insn t
unsigned opcode: 7;
 unsigned rd: 5;
 unsigned xs2 : 1;
 unsigned xs1:1;
 unsigned xd: 1;
 unsigned rs1:5;
 unsigned rs2:5;
 unsigned funct : 7;
};
union rocc insn union t
rocc insn tr;
insn ti;
```





指令集扩展方法—ROCC扩展

```
#define customX(n) \setminus
 static reg t c##n(processor t* p, insn t insn, reg t pc)
 { \
  rocc_t* rocc = static_cast<rocc_t*>(p->get_extension()); \
  rocc insn union tu;
  u.i = insn; \
  reg t xs1 = u.r.xs1 ? RS1 : -1; \
  reg t xs2 = u.r.xs2 ? RS2 : -1; \
  reg t xd = rocc->custom##n(u.r, xs1, xs2); \
  if (u.r.xd) \
   WRITE RD(xd); \
  return pc+4; \
 reg t rocc t::custom##n(rocc insn t insn, reg t xs1, reg t xs2)
  illegal instruction(); \
  return 0; \
custom X(0)
custom X(1)
custom X(2)
custom X(3)
```

riscv/rocc.cc

```
std::vector<insn desc t> rocc t::get instructions()
 std::vector<insn desc t> insns;
 insns.push back((insn desc t)\{0x0b, 0x7f, \&::illegal instruction, c0\});
 insns.push back((insn desc t){0x2b, 0x7f, &::illegal instruction, c1});
 insns.push back((insn desc t){0x5b, 0x7f, &::illegal instruction, c2});
 insns.push back((insn desc t){0x7b, 0x7f, &::illegal instruction, c3});
 return insns;
std::vector<disasm insn t*> rocc t::get disasms()
 std::vector<disasm insn t*> insns;
 return insns;
```



指令集扩展方法—ROCC扩展举例

nicext/ nice_rocc_demo.cc

```
class nice rocc demo t: public rocc t
public:
 const char* name() { return "nice_rocc_demo"; }
 reg_t custom3(rocc_insn_t insn, reg_t xs1, reg_t xs2)
  switch (insn.funct)
      //function code
  default:
    illegal instruction();
    break;
 nice_rocc_demo_t() { ... }
private:
```





指令集扩展方法—ROCC扩展举例

```
class nice_rocc_demo_t: public rocc_t
public:
 const char* name() { return "nice_rocc_demo"; }
 reg_t custom3(rocc_insn_t insn, reg_t xs1, reg_t xs2)
  switch (insn.funct)
      //function code
  default:
    illegal_instruction();
    break;
 nice_rocc_demo_t() { ... }
private:
```

```
--extension=nice_rocc_demo --extlib=libnicext.so

--isa=rv64gc_xnice_rocc_demo --extlib=libnicext.so

REGISTER_EXTENSION(nice_rocc_demo, []() { return new nice_rocc_demo_t; })
```





指令集扩展方法—外部扩展编译

```
- nice_demo.cc
- nice_rocc_demo.cc
- nicext.ac
- nicext.mk.in
- nicext_test.c
- test
0 directories, 6 files
```

```
nicext subproject deps = \
          spike_main \
          riscv \
          disasm \
          softfloat \
nicext srcs = \setminus
          nice demo.cc \
          nice rocc demo.cc \
nicext CFLAGS = -fPIC
nicext_install_shared_lib = yes
```

参考customext扩展的支持方法

代码仓库: https://github.com/plctlab/plct-spike/tree/spike-courses

谢谢各位

欢迎提问、讨论、交流合作