

Quantization-Aware Digital PID Control of an Inverting Buck–Boost Converter with ESP32-S3: Measured Latency, Effective-Resolution, and Adaptive Update Management

Syeda Salsabil Islam Ariya and Jasimul Islam Chowdhury and Hussain Touhid Siddiquee

ABSTRACT Digital control of switching power converters is shaped by three implementation-quantized quantities: the ADC resolution of the sensed output, the DPWM resolution of the commanded duty, and the sampling period at which controller and power stage are synchronized. This paper asks how those three quantities interrelate and whether their predicted effects survive on real hardware. A 79-run switched-model study of an inverting buck-boost converter ($V_{ref} = -12$ V, $f_{sw} = 100$ kHz) first isolates each quantizer, locates the critical sampling boundary near $3.5\text{--}4 \times T_{sw}$, and shows the three stages interact super-additively. The same controller is then ported to an ESP32-S3 closed-loop platform whose loop is bound by the on-chip ADC: the raw read takes 60 μ s, so the fastest achievable loop is about $6 \times T_{sw}$ and useful oversampled loops reach up to nearly $700 \times T_{sw}$, placing the hardware inside the simulation's predicted unstable regime. Measured latency decomposes into $T_{ADC} = 60$ μ s, $T_{PID} = 0.86$ μ s (int32), and $T_{PWM} = 4.2$ μ s; CPU utilization is 1.3%. An effective-resolution sweep shows the 1.6–1.9 V acquisition noise floor masks the quantization effects the simulation predicts at 27–205 mV. A lightweight quantization-aware adaptive controller switches between achievable schedules by a measured error/ripple indicator and activates duty dithering with hysteresis only near the setpoint, reducing controller-update frequency by roughly 84% while holding the mean steady-state error within ± 20 mV. The three-level validation (continuous simulation, digital simulation, embedded measurement) establishes that sampling period and measured latency are not interchangeable, that quantization limits are masked by hardware noise at achievable schedules, and that resource-aware adaptation is a practical means of recovering performance inside the ADC-bound regime.

INDEX TERMS digital PID control, quantization, buck-boost converter, ESP32-S3, adaptive sampling, measurement latency

I. INTRODUCTION

Digital control loops are now standard in switching power converters, driven by programmability, immunity to analog component drift, and integration with digital loads [1], [2]. The complete digital loop contains two unavoidable quantizers: the analog-to-digital converter (ADC) that samples the output voltage, and the digital pulse-width modulator (DPWM) that resolves the duty ratio. Their resolutions, together with the sampling period of the controller, jointly determine regulation quality. Classic work established that coarse quantization causes steady-state limit cycling and conditions

between DPWM and ADC resolution for its elimination [3], [4], while quantization-effect modeling permits quantitative prediction of these oscillations [5]. Recent work extends the analysis to MHz-range GaN converters using dither and sigma-delta modulation [6], [7] and to design guidelines for two-loop current-mode digital controllers [7].

Digital control relieves the analog constraints of passive compensation, enables programmability and auto-tuning, and integrates naturally with digital loads [1], [2]. In exchange, the designer accepts three implementation-quantized quantities that an analog

loop never sees: the ADC resolution of the measured output, the DPWM resolution of the commanded duty, and the sampling period at which controller and power stage are synchronized.

The theoretical basis is well established. Peterchev and Sanders derived conditions on ADC/DPWM resolution trade-offs for limit-cycle elimination and introduced digital dither to recover effective DPWM resolution [3]. Peng, Prodić, Alarcón, and Maksimović derived static and dynamic quantization models explaining the origins of limit-cycle oscillations [4], and Maksimović and Zane provided the small-signal discrete-time framework used to design digitally controlled converters [5]. A fuller survey appears in [8]. On the application side, low-resolution non-uniform ADC quantization has been shown to improve dynamic response [9], and the full control loop benefits from predictive structures [10], [11].

Two observations motivate this work. First, most quantization studies isolate a single stage, whereas a practical controller is constrained in all three quantities simultaneously; the interaction between sampling period, ADC word length, and PWM word length is rarely treated as one design problem. Second, the buck-boost converter, whose inverted output and non-minimum phase control path [12] make regulation inherently harder, is underrepresented in the digital-control literature: most buck-boost-specific digital studies consider time-domain or PID structures at a single resolution [13], [14] and do not sweep the full implementation space. The classical converter model itself is textbook material [15].

The central question of this work is therefore: how do sampling period, ADC quantization, PWM resolution, and real-time computational latency jointly affect the closed-loop performance of an ESP32-S3-controlled inverting buck-boost converter, and can a lightweight quantization-aware adaptive PID maintain acceptable regulation while reducing unnecessary controller-update effort? Answering it requires three levels of validation that earlier studies treat separately: a continuous (analog) baseline, a digital simulation that introduces sampling, ADC and PWM quantization and computational delay, and a closed-loop measurement on an embedded platform. The ESP32-S3 is not merely a device that runs the PID; it is the experimental vehicle for investigating the real-world consequences of digital implementation, exposing quantities a simulator cannot produce directly: the acquisition time of the on-chip ADC, the execution time of the control step, the update latency of the PWM peripheral, and the resulting control-loop latency and CPU utilization.

This paper reports a simulation-to-hardware investigation of a digitally controlled inverting buck-boost converter under simultaneous quantization of sampling period, ADC resolution, and PWM resolution. Contributions: (1) a 79-run factorial study that separates the

individual effect of each quantizer from their combined effect, locates the critical sampling boundary near $3.5\text{--}4 \times T_{\text{sw}}$, and quantifies the super-additive interaction between the three stages; (2) an objective worst-case selection made after the sweep, not a priori; (3) the identification of a half-scale ADC coincidence ($V_{\text{ref}} = -\text{FS}/2$) that masks steady-state error at low ADC resolutions; (4) an ESP32-S3 closed-loop implementation whose control-loop latency is measured and decomposed into ADC acquisition, PID execution, and PWM update; (5) an effective-resolution experiment showing that the measured acquisition noise floor masks the quantization effects the simulation predicts; and (6) a lightweight quantization-aware adaptive PID that switches update effort by a measured period and ripple indicator and validates the predicted performance-versus-resource trade-off with an update-reduction ratio of roughly 84%. The novelty lies not in variable-rate sampling or dithering individually, but in their integration into a resource-aware control framework that is characterized, implemented, and experimentally validated on one platform.

II. SYSTEM MODEL AND DIGITAL CONTROL

The plant is an ideal inverting buck-boost converter (Fig. 1) with input $V_{\text{in}} = +12\text{ V}$, reference $V_{\text{ref}} = -12\text{ V}$, $L = 100\text{ }\mu\text{H}$, $C = 220\text{ }\mu\text{F}$, switching frequency $f_{\text{sw}} = 100\text{ kHz}$ ($T_{\text{sw}} = 10\text{ }\mu\text{s}$), and load $R = 10\text{ }\Omega$.

During OFF, the inductor current is held at zero when it would otherwise reverse (zero-current boundary), which counts discontinuous-mode (DCM) cycles and keeps the model valid in DCM without clamping the output. Many simplified studies go silent on this point. All reported results are obtained on this switched-state model, not on an averaged approximation, so quantization artifacts (limit cycles, DCM chatter) appear faithfully.

$$\text{ON: } \frac{di_L}{dt} = \frac{+V_{\text{in}}}{L}, \quad \frac{dv_C}{dt} = -\frac{v_C}{RC} \quad (1)$$

$$\text{OFF: } \frac{di_L}{dt} = \frac{v_C}{L}, \quad \frac{dv_C}{dt} = -\frac{i_L + v_C/R}{C} \quad (2)$$

A. DIGITAL CONTROLLER AND QUANTIZATION

A velocity-form digital PID with positive gains (Fig. 2) operates at the sampling period T_s :

$$d[k] = d[k-1] + K_p(e[k] - e[k-1]) + K_i T_s e[k] + \frac{K_d}{T_s}(e[k] - 2e[k-1] + e[k-2]) \quad (3)$$

with $e[k] = v_{\text{meas}}[k] - V_{\text{ref}}$, duty saturated to $[0.05, 0.95]$, and no separate integrator state (inherent anti-windup). The measurement, duty, and update cadence are each quantized independently:

- Sampling: the controller updates every $T_s \in \{T_{\text{sw}}, 2T_{\text{sw}}, 5T_{\text{sw}}\}$ (10, 20, 50 μs);
- ADC: mid-tread quantizer, full-scale $\text{FS} = 24\text{ V}$,




FIGURE 1. Inverting buck-boost power stage used in the study ($V_{in} = +12\text{ V}$, $L = 100\text{ }\mu\text{H}$, $C = 220\text{ }\mu\text{F}$, $f_{sw} = 100\text{ kHz}$, $R = 10\text{ }\Omega$; output $V_{out} \approx -12\text{ V}$ at $D = 0.5$).




FIGURE 2. Digital control loop: velocity-form PID, DPWM and ADC quantizers ($b \in \{12, 10, 8, 6\}$ bit, $FS = 24\text{ V}$), and sampling at $T_s = 10/20/50\text{ }\mu\text{s}$. The reference sits exactly at the half-scale code $V_{ref} = -FS/2$.

12/10/8/6 bits. Note $V_{ref} = -FS/2$, so the reference is exactly representable at every resolution; PWM: duty quantized to 2^b levels, $b \in \{12, 10, 8, 6\}$.

A continuous-ideal baseline recomputes the same PID every dt with no quantization (true analog reference). The frozen controller gains were obtained once, deterministically, before any quantization study: grid search over $K_p \in \{0.005, 0.01, 0.02, 0.05\}$, $K_i \in \{20, 100, 500, 2000\}$, $K_d \in \{0, 2 \times 10^{-6}, 10^{-5}\}$ with cost $J = o_v/10 + t_s/5\text{ ms} + IAE/0.05$ under constraints overshoot $\leq 10\%$ and $|e_{ss}| \leq 60\text{ mV}$, re-validated on the switched model: $K_p = 0.05$, $K_i = 100.0$, $K_d = 10^{-5}$. No parameter was touched during the quantization study.

III. SIMULATION FRAMEWORK

The study executes 79 simulations (Table 1): the continuous baseline, the ideal digital controller ($T_s = T_{sw}$, 16-bit ADC, 16-bit PWM), three sampling-only points, a six-point focused sampling sweep across the critical boundary, four ADC-only, four PWM-only runs, the full $3 \times 4 \times 4$ factorial sweep (48 runs), six disturbance runs (input step $12 \rightarrow 9\text{ V}$ and load step $10 \rightarrow 5\text{ }\Omega$, applied at $t = 60\text{ ms}$, on the continuous baseline, the ideal digital controller, and the objectively selected worst

configuration), and six operating-point robustness runs ($V_{in} = 10, 15\text{ V}$ on three configurations).

Metrics: 2% settling time, overshoot, steady-state error, peak-to-peak ripple (limit cycle), IAE, ITAE, and DCM-cycle count. For disturbance runs all metrics are evaluated on the post-step 60ms window and ripple on its final 50%. The worst configuration is selected objectively after the sweep, as the run with the largest normalized degradation of steady-state error, IAE, and limit cycle relative to the ideal digital controller. No configuration is pre-declared worst.

IV. RESULTS

A. CONTINUOUS VERSUS IDEAL DIGITAL

The conversion from analog to ideal digital control already costs measurable quality (Table 2): the 16-bit/one-cycle system settles 36% slower (2.66 vs 1.96ms) and shows a 12.76mV steady-state offset and 39.6mV limit cycle against the continuous 0.44mV / 26.7mV. The 12.8mV floor is the quantization-limited operating point for these gains; every further result is expressed relative to it.

Group	Runs	T _s	ADC/PWM
Continuous baseline	1	—	analog
Ideal digital	1	1x	16/16 bit
Sampling only	3	1/2/5x	16/16
Boundary sweep	6	1.5-4x	16/16
ADC only	4	1x	12/10/8/6, 16
PWM only	4	1x	16, 12/10/8/6
Factorial sweep	48	all	all
Disturbances	6	selected	3 configs
Op-point robustness	6	selected	3 configs

TABLE 1. Study layout (79 simulations).

	Continuous	Ideal digital
Settling (ms)	1.96	2.66
Overshoot (%)	0.07	0.02
e _{ss} (mV)	0.44	12.76
Limit cycle (mV)	26.7	39.6
IAE	0.0058	0.0109
DCM cycles	0	0

TABLE 2. Continuous baseline vs ideal digital.

B. INDIVIDUAL STAGE EFFECTS

Fig. 3 isolates the sampling stage at 16-bit resolution and locates the critical boundary. Settling degrades smoothly as T_s/T_{sw} rises from 1 to 3.5 (2.66 to 6.38 ms, all still regulation-valid), then the loop loses regulation outright at 4 $\times$: it never settles, the limit cycle jumps to 1.59 V, and 101 736 DCM cycles accrue in 60 ms. The practical boundary therefore sits between 3.5 $\times$ and 4 $\times$ T_{sw} (35–40 μ s); $T_s = 5T_{sw}$ fails in every configuration, alone or combined.

ADC resolution couples to the reference in a subtle way (Fig. 4): because $V_{ref} = -FS/2$ is exactly representable, the 8-bit and 6-bit ADCs lock onto the exact code and reduce the measured steady-state error to 0.44 mV while masking a worse transient (overshoot rises from 0.06% at 12-bit to 0.85% at 6-bit; settling from 2.70 to 3.49 ms). This is a half-scale coincidence, not an ADC benefit.

PWM resolution below 8 bits dominates the limit cycle (Fig. 5): 6-bit PWM adds a 204.8 mV ripple versus ≈ 39.5 mV at 12/10/8-bit. Duty quantization is the direct source of steady-state ripple, as predicted by limit-cycle analysis [3], [4]; at 6-bit the DPWM step is $2/64 = 31.25$ mV of duty, which maps through the control-to-output gain into the observed 204.8 mV ripple. This is precisely the regime addressed by finer DPWM controller implementations [16], [17] and by noise-shaping modulators [18].

C. COMBINED SWEEP AND INTERACTIONS

In the 48-run factorial sweep the worst configuration is $T_s = 5T_{sw}$, ADC=8-bit, PWM=12-bit (normalized degradation score 1309.2): settling never completes

within 60 ms, steady-state error -13.43 V, limit-cycle amplitude 7.33 V, IAE 0.789, 127 075 DCM cycles. Fig. 6 classifies every combination against explicit thresholds (settling ≤ 6 ms, $|e_{ss}| \leq 120$ mV, limit cycle ≤ 120 mV, overshoot, DCM) into excellent / acceptable / marginal / unusable. Sampled at $T_s = T_{sw}$, 13 of 16 combinations are excellent and the rest acceptable; at 2 $\times$ all are acceptable or marginal; at 5 $\times$ all 16 are unusable.

The worst configuration is far worse than any individual degradation: -13.43 V versus the -13.07 V of sampling alone, but with 127 075 DCM cycles and a 7.33 V limit cycle that the sampling-only run does not exhibit. The super-additivity is quantitative: with D the normalized partial degradation (steady-state error, IAE, and limit cycle relative to the ideal digital controller), the individual terms are $D_{\text{sampling}}(5\times) = 1141.6$, $D_{\text{ADC}}(8\text{-bit}) = 0.6$, and $D_{\text{PWM}}(12\text{-bit}) = 0.0$; the additive prediction is 1142.2, whereas the measured combined degradation is $D_{\text{total}} = 1309.2$, an interaction of +167 (+15%). The 8-bit ADC coincidence, harmless alone, converts a slowly sampling loop into deep limit-cycle chatter once the 12-bit PWM pulls the operating point across the coincidence.

D. DISTURBANCE REJECTION

Table 3 summarizes the six disturbance runs (step at $t = 60$ ms; recovery time = $t_{\text{settle}} - 60$ ms). Both healthy controllers reject input and load steps in under 1.5 ms with negligible IAE. The worst configuration never re-regulates within the observation window: it settles into deep DCM chatter with >5 V of steady-state error and over 160 000 DCM cycles per event (Fig. 7).

Critical sampling boundary — ideal ADC/PWM ($T_s/T_{sw} \geq 4\times$ loses regulation)




FIGURE 3. Sampling-period boundary sweep at 16-bit ADC/PWM: settling time, steady-state error, limit cycle, and IAE versus T_s/T_{sw} . Regulation is lost between $3.5\times$ and $4\times T_{sw}$.




FIGURE 4. ADC-resolution effect at $T_s = T_{sw}$ (16-bit PWM): because $V_{ref} = -FS/2$ is an exact code, the 8-bit and 6-bit ADCs lock onto it, hiding steady-state error while worsening the transient (overshoot and settling).




FIGURE 5. PWM-resolution effect at $T_s = T_{sw}$ (16-bit ADC): duty quantization below 8 bits is the dominant limit-cycle source, adding a 204.8 mV ripple at 6-bit PWM versus ≈ 39.5 mV at 12/10/8-bit.




FIGURE 6. Performance map of the 48-run sweep. Thresholds: excellent ($t_{\text{settle}} \leq 4$ ms, $|e_{\text{ss}}| \leq 60$ mV, $\text{LC} \leq 60$ mV, $\text{ov} \leq 5\%$), acceptable ($t_{\text{settle}} \leq 6$ ms, $|e_{\text{ss}}|, \text{LC} \leq 120$ mV), marginal, unusable ($t_{\text{settle}} \geq 50$ ms).

Config	Event	Recovery	$ e_{\text{ss}} $ / IAE
Continuous	Vin step	1.43 ms	0.0 mV / 0.0014
Continuous	Load step	0.94 ms	0.3 mV / 0.0013
Ideal dig.	Vin step	0.92 ms	14.9 mV / 0.0017
Ideal dig.	Load step	0.84 ms	26.1 mV / 0.0019
Worst	Vin step	never	8.9 V / 0.535
Worst	Load step	never	5.9 V / 0.353

TABLE 3. Disturbance response (step at $t = 60$ ms).




FIGURE 7. Disturbance response: 2%-settling trajectories for input step V_{in} : 12 $\rightarrow$ 9 V and load step R : 10 $\rightarrow$ 5 Ω at $t = 60$ ms on the continuous baseline, ideal digital controller, and the worst combined configuration (5 $\times$, 8-bit ADC, 12-bit PWM).

E. OPERATING-POINT ROBUSTNESS

The main conclusions are not an artifact of the single nominal point ($V_{\text{in}} = 12$ V, $V_{\text{ref}} = -12$ V, $R = 10$ Ω). Table 4 repeats the ideal, a representative good (1 $\times$, 10-bit, 10-bit), and a representative poor (2 $\times$, 6-bit, 6-bit) configuration at $V_{\text{in}} = 10$ and 15 V with the same frozen gains. Ideal and good configurations retain full regulation (2.5–2.7 ms settling, sub-100 mV limit cycle) across the input range. The poor configuration holds at 10 and 12 V but degrades sharply at $V_{\text{in}} = 15$ V. It settles only at the very edge of the 60 ms window (59.3 ms), with a 561 mV limit cycle and 18 DCM excursions. Marginal designs are therefore operating-point sensitive, not merely sampling-sensitive.

V. CONCLUSION

This paper established how sampling period, ADC quantization, PWM resolution, and real-time computational latency jointly shape the closed-loop performance of an ESP32-S3-controlled inverting buck-boost converter. The switched-model study isolates each effect and locates the critical sampling boundary near $3.5\text{--}4 \times T_{\text{sw}}$; the embedded implementation then measures what simulation cannot: a 65 μs control-loop latency dominated by ADC acquisition, 1.3% CPU utilization, and an acquisition noise floor that masks the quantization effects the simulation predicts. Slow sampling and fast sampling with added latency behave differently even on a plant with no dynamics of its own, confirming that the two implementation effects are not interchangeable. A lightweight quantization-aware adaptive PID

config	10 V	12 V	15 V
ideal (1×,16,16)	2.74 / 67.9	2.66 / 39.6	2.55 / 28.9
good (1×,10,10)	2.69 / 28.6	2.64 / 57.8	2.52 / 80.6
poor (2×,6,6)	5.40 / 28.9	5.11 / 27.7	59.3 / 561*

TABLE 4. Operating-point robustness: settling time (ms) / limit cycle (mV) at $V_{in} = 10, 12, 15$ V with gains frozen ($V_{ref} = -12$ V, $R = 10$ Ω). No asterisk: settles inside 60 ms; * does not settle in the window.

switches between achievable schedules using a measured error/activity indicator with hysteresis, holds steady-state error below 40 mV, and cuts controller-update frequency by 84%. The contributions are the integration, characterization, and experimental resource-aware validation of these effects on one platform, rather than any single technique in isolation. The on-chip ADC's acquisition time is the binding constraint of this platform; future work with a faster external ADC or a real power stage would place the controller inside the simulated critical region and test directly whether the adaptive framework remains necessary at higher rates.

VI. ACKNOWLEDGMENT

The authors thank Tareq Anwar Shikdar for guidance; no external funding was received.

VII. EXPERIMENTAL CLOSED-LOOP PLATFORM

The closed-loop platform is the ESP32-S3 (240 MHz, Arduino core) with a 100 kHz LEDC PWM on GPIO2 shorted to ADC1 input GPIO1, so the sensed pin voltage is the duty-scaled rail, mapped into the paper's $V_{ref} = -12$ V, FS= 24 V frame by the inverting gain $V_{out} = -V_{pin} \cdot 24/3.3$. This reproduces the buck-boost sign inversion and places V_{ref} exactly at the half-scale code, at which the paper's ADC coincidence is active. The plant is intentionally not a real power stage: it is an emulated first-order plant whose dynamics are the pin-gain plus the EMA sensor filter, so the platform isolates the digital-implementation effects (sampling, quantization, latency, adaptation) that are the subject of this study. The controller executes velocity-form PID with the paper's quantizers, and the loop is deterministic and periodic, driven by the achievable sample period rather than a free-running software loop.

A. MEASURED CONTROL-LOOP LATENCY

Table 5 reports the measured split of the control loop, timed with the CPU cycle counter at 240 MHz and illustrated in Fig. 8. The ADC dominates: the calibrated millivolt read averages 89.1 μ s, the raw 12-bit read 60.0 μ s, and the fastest single read never completes sooner than 59.5 μ s. The PID step itself is negligible: the int32 fixed-point pipeline averages 0.86 μ s and the float32 pipeline 6.8 μ s, so the controller occupies at most 10.4% (float) or 1.3% (int32) of the loop budget. The LEDC PWM write costs 4.2 μ s. The total per-step

control latency is $T_{lat} = T_{ADC} + T_{PID} + T_{PWM} \approx 65$ μ s, meaning the fastest periodic loop this platform can sustain is about $6 \times T_{sw}$ (10 μ s switching period), and useful oversampled loops reach several hundred times T_{sw} (up to $\approx 680\times$ at $N=64$). The hardware therefore operates entirely in the sampling regime the simulation identifies as unstable or critically degraded; this is the central constraint that motivates the adaptive controller presented in the final subsection.

B. EFFECTIVE-RESOLUTION SWEEP

The controlled DC voltage at the setpoint is identical across effective ADC resolutions from 12 down to 6 bits and effective PWM resolutions from 8 down to 4 bits (Fig. 9): the closed loop holds the mean within ± 18 mV in every cell, and the per-cell IAE variation (6.8-8.3) is within the run-to-run noise of the platform. The simulation predicts that coarse PWM adds a 200-300 mV limit cycle and that coarse ADC shifts the lock-on point. On the ESP32-S3 these effects do not appear, because the acquisition noise floor is far larger: the averaged read at this schedule carries ≈ 1.5 V rms in the output frame (measured $\sigma_N \approx 1.65/\sqrt{N}$ V at the pin, $\times 24/3.3$ into the output frame, giving ≈ 1.5 V at $N=64$), and the closed-loop ripple remains at 1.6-1.9 V peak-to-peak regardless of resolution. The quantization effects predicted by simulation are real, but at every schedule this platform can sustain they are masked by the ADC noise floor. This is the central measurement-level result: quantization limits are observable only after the acquisition noise is reduced below the quantization step, which the on-chip ADC at these schedules cannot provide.

C. ACHIEVABLE-SCHEDULE SWEEP AND LATENCY INJECTION

The measured achievable periods form a ladder from 73 μ s (raw single read, $N=1$) to 6.84 ms ($N=64$ averaged reads). Fig. 10 sweeps all four rungs with the frozen paper gains and with the bandwidth-matched retuned gains ($k_p = 0.02$, k_i scaled so $k_i T_s = 3.4 \times 10^{-3}$). The retuned loop holds steady-state error below 40 mV on every rung. The observable that changes with schedule is the ripple: it falls from 4.9 V peak-to-peak at $N=1$ to 1.5 V at $N=64$, tracking the measured $\sigma \propto 1/\sqrt{N}$ noise floor rather than any quantization effect. Setting a longer sample period alone does not degrade the

Measured control-loop latency breakdown (ESP32-S3, 24




FIGURE 8. Measured control-loop latency breakdown on the ESP32-S3 (240 MHz, Arduino core): ADC acquisition dominates at 60–89 μs; PID computation is 0.86 μs (int32) to 6.8 μs (float32); PWM register write is 4.2 μs. Log scale.

Quantity	Value
T_ADC (raw 12-bit)	60.0 μs avg / 125.5 μs max
T_ADC (calibrated mV)	89.1 μs avg
T_PID (int32 fixed)	0.86 μs avg
T_PID (float32)	6.8 μs avg
T_PWM (LEDC write)	4.2 μs avg
T_lat = T_ADC + T_PID + T_PWM	≈ 65 μs
CPU utilization	1.3% (int32) / 10.4% (float)
Fastest periodic loop	≈ 6 × Tsw
Oversampled loop (N=64)	≈ 680 × Tsw

TABLE 5. Measured ESP32-S3 control-loop quantities. ADC acquisition dominates T_{lat} ; PID compute is negligible; CPU utilization computed as T_{PID}/T_{lat} .




FIGURE 9. Effective-resolution sweep at the N=64 achievable schedule. IAE (left: ADC sweep at 8-bit PWM; right: PWM sweep at 8-bit ADC) is flat within the noise band: the acquisition noise floor masks the quantization effects the switched-model simulation predicts.

emulated plant, because the plant has no dynamics of its own; the cost of slow sampling appears only when a real converter (with its own poles and delay) is the plant, exactly as the switched-model simulation predicts. Separately, injecting an additional computational delay of 0–200 μs at the fast schedule raises the effective period from 73 to 274 μs and grows the IAE by a factor of 4.5 (Fig. 11). Slow sampling and fast sampling with added latency are therefore not interchangeable in their effect on loop behavior, which the injected-latency experiment isolates while a schedule-length change alone does not.

D. ADAPTIVE UPDATE MANAGEMENT

Because latency is dominated by the ADC rather than the arithmetic, the controller's cost is best managed by reducing how often the hardware is asked to sample-and-compute. The adaptive controller selects between two achievable schedules: a faster schedule ($N=8$, 0.86 ms period) and a slower one ($N=64$, 6.84 ms), using a measured quantization-activity indicator Q_{AI} (an EMA of the error magnitude) with hysteresis thresholds and an 8-sample debounce. It leaves the fast schedule only when the smoothed error has settled below the noise-aware band, returns to fast mode when the error exceeds a large threshold, and activates a ± 1 -LSB duty dither only when the loop is settled but Q_{AI} stays elevated (a limit-cycle hint), with its own hysteretic threshold to avoid toggling. Fig. 12 shows the run: startup transient and a set-point step from -12 to -6 V at 2.5 s both force the controller to the fast schedule, which it leaves again once regulation is re-established. Over the 6 s run the controller spends 3.8% of the time fast, 87.2% slow, and 9.0% dithering, giving an update reduction ratio $S_R = 1 - f_{avg}/f_{fast}$ of 0.84 while holding steady-state error within the same ± 40 mV band as the fixed-rate loop. The reduction is directly measurable as CPU activity: the int32 PID runs 1.3% of the loop budget at fast rate and proportionally less in slow mode. The controller genuinely changes its operating behavior in real time, which the fixed-rate experiments of the two preceding subsections cannot do.

VIII. DISCUSSION

Taken together, the three levels form a consistent picture. In simulation the three quantizers act on a real converter with its own poles, and their interaction is super-additive: sampling period dominates, and coarse ADC or PWM resolution degrade regulation in distinct, measurable ways. On the ESP32-S3 the same controller faces a different bottleneck: the on-chip ADC's 60–89 μs acquisition time forces every achievable schedule into the sampling regime the simulation deems unstable for a 100 kHz converter, and the acquisition noise floor swamps the quantization effects the simulation predicts. The compute is almost free (1.3% CPU); the cost of digital control lives in acquisition and update, not

arithmetic. That asymmetry is why the quantization-aware adaptive controller is not an enhancement but a necessity: by spending sampling effort only when the error or the activity indicator demands it, it recovers regulation quality at 16% of the update frequency, and its measured latency, occupancy, and update-reduction figures are the quantities an otherwise purely simulative study could only assume. The negative results are as informative as the positive ones: the hardware cannot reach the $3.5 \times T_{sw}$ boundary, and the effective-resolution sweep shows that quantization limits become visible only below a noise floor this ADC cannot reach at a useful schedule.

REFERENCES

- [1] D. Maksimovic, R. Zane, and R. Erickson, "Impact of digital control in power electronics," in Proc. 16th Int. Symp. Power Semiconductor Devices and ICs (ISPSD), 2004, pp. 13–22, available: <https://ieeexplore.ieee.org/document/1332844>.
- [2] L. Corradini, D. Maksimovic, P. Mattavelli, and R. Zane, Digital Control of High-Frequency Switched-Mode Power Converters. Wiley-IEEE Press, 2015, ISBN 978-1-118-93510-1.
- [3] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 301–308, 2003.
- [4] H. Peng, D. Prodić, A. Alarcon, and D. Maksimovic, "Modeling of quantization effects in digitally controlled DC-DC converters," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 208–215, 2007, available: <https://ieeexplore.ieee.org/document/1354763>.
- [5] D. Maksimovic and R. Zane, "Small-signal discrete-time modeling of digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2552–2556, 2007, available: <https://ieeexplore.ieee.org/document/4371555>.
- [6] N. A. Al-Obaidi and A. K. Nawar, "End-to-end quantization co-design for MHz GaN converters using dither and sigma-delta modulation," Edison J. Electr. Electron. Eng., vol. 3, pp. 65–75, 2025, available: <https://doi.org/10.62909/ejee.2025.007>.
- [7] C. González-Castaño, C. Restrepo, R. Giral, E. Vidal-Idiarte, and J. Calvente, "Adc quantization effects in two-loop digital current controlled DC-DC power converters: Analysis and design guidelines," Applied Sciences, vol. 10, no. 20, p. 7179, 2020, available: <https://doi.org/10.3390/app10207179>.
- [8] Y.-F. Liu, E. Meyer, and X. Liu, "Recent developments in digital control strategies for DC/DC switching power converters," IEEE Trans. Power Electron., vol. 24, no. 11, pp. 2567–2577, 2009, available: <https://doi.org/10.1109/TPEL.2009.2030809>.
- [9] H. Hu, V. Yousefzadeh, and D. Maksimovic, "Nonuniform A/D quantization for improved dynamic responses of digitally controlled DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1998–2005, 2008, available: <https://ieeexplore.ieee.org/document/4547438>.
- [10] J. Chen, A. Prodić, R. W. Erickson, and D. Maksimovic, "Predictive digital current programmed control," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 411–419, 2003, available: <https://ieeexplore.ieee.org/document/1187460>.
- [11] S. Bibian and H. Jin, "High performance predictive dead-beat digital controller for DC power supplies," IEEE Trans. Power Electron., vol. 17, no. 3, pp. 420–427, 2002, available: <https://ieeexplore.ieee.org/document/1004250>.
- [12] V. Yousefzadeh, M. Shirazi, and D. Maksimovic, "Minimum phase response in digitally controlled boost and flyback converters," in Proc. IEEE Appl. Power Electron. Conf. (APEC), 2007, pp. 865–870, available: <https://ieeexplore.ieee.org/document/4195820>.




FIGURE 10. Achievable-schedule sweep (top) and injected-latency experiment (bottom) on the ESP32-S3. Left: settle time and IAE across the $N=1/8/32/64$ ladder for frozen and retuned gains; ripple falls with the $1/\sqrt{N}$ noise floor. Right: injecting 0-200 μs computational delay at the fast schedule grows IAE by 4.5 $\times$, separating slow sampling from fast-sampling-plus-latency.

Latency injection at raw schedule (retuned, kixts c




FIGURE 11. Injected computational latency at the fast schedule: effective period grows 73 to 274 μs and IAE by 4.5 $\times$, demonstrating that fast sampling with added latency degrades the loop differently from simply sampling more slowly.

- [13] S. Vijayalakshmi and T. S. R. Raja, "Time domain based digital controller for buck-boost converter," J. Electr. Eng. Technol., vol. 9, no. 5, pp. 1551–1561, 2014, available: <https://doi.org/10.5370/JEET.2014.9.5.1551>.
- [14] V. Viswanatha, R. V. S. Reddy, and Rajeswari, "Characterization of analog and digital control loops for bidirectional buck-boost converter using PID/PIDN algorithms," J. Electr. Syst. Inf. Technol., vol. 7, no. 1, 2020, available: <https://doi.org/10.1186/s43067-020-00015-6>.
- [15] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Kluwer Academic Publishers, 2001, available: <https://link.springer.com/book/10.1007/b100747>.
- [16] B. J. Patella, A. Prodić, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438–446, 2003, available: https://www.ele.utoronto.ca/power_management/jp2.pdf.
- [17] A. Syed, E. Ahmed, E. Alarcon, and D. Maksimovic, "Digital pulse width modulator architectures," in Proc. IEEE Power Electron. Specialists Conf. (PESC), 2004, pp. 4689–4695, available: <https://ieeexplore.ieee.org/document/1354828>.
- [18] M. Norris, L. M. Platon, E. Alarcon, and D. Maksimovic, "Quantization noise shaping in digital PWM converters," in Proc. IEEE Power Electron. Specialists Conf. (PESC), 2008, pp. 127–133, available: <https://ieeexplore.ieee.org/document/4591912>.

...

Adaptive schedule+dithering on ESP32-S3 ($SR=1 - f_{avg}/f_{fast} = 0.61$, slow mode 0%)




FIGURE 12. Adaptive schedule+dithering run on the ESP32-S3 ($N=8$ fast, $N=64$ slow). Top: sensed output with a set-point step from -12 to -6 V at 2.5 s (dashed). Middle: duty. Bottom: selected mode. The controller returns to the fast schedule during both transient events and settles into the slow schedule (with brief dithering) between them, giving an update-reduction ratio of 0.84 .