


NOTE TO DESIGNERS

Tooling data (starting place -- adjust/update as needed)

1/32 Bit = 31.25 mil. Real world size = 33 mil 15deg 3 flute stub = 7.1 mil. Real world size = 8 mil P2E-D1/32 (2 flute flat) = 31.25 mil. Real world size = 33 mil

Minimulm clearance: 8 mil

Do not pour un-needed poly. Let CNC workflow create isolation milling.



Layer	Name	Material	Thickness	Constant	Gerber	Bo	aro	j L	.aų	er	S	ta	ck	Ī
1	Top Layer	CF-004	0.035mm		GTL	7//	77	77	77	///	77	77	77	7
	Dielectric 1	Core-043	1.499mm	4.3		1///								
2	Bottom Layer	CF-004	0.035mm		GBL		17	7	77	\mathbb{Z}	\mathbb{Z}	\mathbb{Z}	\mathbb{Z}	2

Client Name: Client Unassigned

File: esp32-dfplayer.PcbDoc

NOTES:

检查制造说明中的重要细节。(CX) 제작 노트에서 중요한 세투 사항을 확인하십시오.(EX) Uberprüfen Sie wichtige Details in den Fertigungshinse:

 설別具有 U. 标志,有关详细信息,请参見注释。(CN)
 U. 파시가 필요합니다. 자체한 내용은 참고 사항을 참조하십시오.(KR)
 U.─Kennzeichnung erforderlich. Einzelheiten finden Sie in den Hinweisen. (UE)

Chark important details in Cabrication notes (EN)

UNLESS OTHERWISE SPECIFIED: 1, Board Dimension: mm x mm 2 Total Thickness: 1.6 mm +/- 10% 2. 10fal IntoKness: 1.0 mm +/- 10%
3. Board Material: FR-4, Tg130+
4. Copper Layers: 2, Weight: 1 oz
5. Soldermask Layers: Both, Color: Green (LPI preferred)
6. Legend Layers: Both, Color: White. (LPI preferred)
7. Finish: ENIG or HASL 8 Fabricate PCB According to IPC-6012 Class 1 9. 1.5 mm (0.06") maximum radius on any inside corner.

SPECIAL REQUIREMENTS:

VENDOR NOTES:

10. Route board shape and any cut outs per Board Outline layer.

11. Place Manufacturer Mark and Date Code on bottom 12. Boards must pass visual inspection per IPC-A-600 Class 1

Engineering Contact: joseph@toybuilderlabs.com

'Multilayer Composite Print' 'Multilayer Composite Print'



Notes: (unless otherwise specified)

- Mils are the controlling dimensions for the drawings and supplied data. Millimeters dimensions are for reference only.
- Fabricate PCB in accordance with IPC-6012, Class 2; per IPC-6011.
- Materials:
- naterials:

 1. Laminate and Prepreg (B-stage) to be in accordance with IPC-4101/126.

 2. Copper foil to be in accordance with IPC-4562. Please see stackup for finished copper thickness. All holes shall be located within 0.2 (0.008) Diameter of True Position. Layer to layer registration shall be within 0.125 (0.005).
- 5. Finish:
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or conductive pattern areas not covered with solder mask or conductive pattern areas not covered with solder mask or conductive pattern areas not covered with solder mask or covered other plating shall be plated with Electroless Nickel/Immersion Gold (ENIG) per IPC-4552.

 2. Apply liquid photo imageable solder mask (color green) per IPC-SM-840,
 - class H, to both sides of the board over bare copper. Via holes covered uith solder mask do not need to be plugged. Only solder mask images that are the same size as the component pads may be enlarged, and shall not be enlarged beyond 0.08 (0.003) per side or 0.15 (0.006) overall. All other solder mask images shall not be enlarged. For tall vias.
- 6. Marking:
 1. Board part number and revision letter is rendered in etch on the top side of the board. Revision letter should be identical to this drawing.
 2. UL recognized vendor mark and date code shall be rendered in
 - bottom side of the board. Silkscreen shall be white, permanent, organic, non-conductive ink. No ink to appear on component pads.
- Finished PCB to be subject to 100% continuity and isolation electrical test. Test fixtures to be generated from IPC-D-356 formatted netlist data, cross-referenced to gerber extracted netlist data.
- Tolerances:

 1. Marp or uist of board shall not exceed 1%.

 2. Conductor uidths and spacing shall be uithin 0.03 (0.001) of gerber data.

 3. Remove all urbs and break sharp edges 0.4 (0.015) maximum.

 4. Surface Hound par plating must be flat to a maximum of 0.08 (0.003)
- above board surface.
 5. 1.5 (0.06) maximum radius on any inside corner.
- Thieving:

 - eving:
 Supplier may add thieving to compensate for lou copper density areas.
 The following guidelines must be adhered to in order to maintain electrical and mechanical integrity of the design:

 1. Thieving to fiducial spacing 200 mil minimum.

 2. Thieving to non-plated through holes 200 mil minimum.

 3. Thieving to all other features 100 mil minimum.

 - Thieving to all other features 100 ml minimum.
 There shall be no exposed thieving in any areas free of solder mask.

https://www.analog.com/media/en/technical-documentation/evaluation-documentation/hmc7043-fab-drawing.pdfa

Tooling data (starting place -- adjust/update as needed)

1/32 Bit = 31.25 mil. Real world size = 33 mil 15deg 3 flute stub = 7.1 mil. Real world size = 8 mil

Layer	Name	Material	Thickness	Constant	Gerber	E	Board Layer S							S	١						
1	Top Layer	CF-004	0.035mm			V															
	Dielectric 1	Core-043	1.499mm	4.3		$\overline{\mathcal{C}}$															
2	Bottom Lauer	CF-004	O. 035mm		GBI	17	7,	7,	7	7	7	7	7	7	7	7	7	7	7	カ	į

Client Name: Client Unassigned

File: Othermill Calibrator PcbDoc

NOTES:

UNLESS OTHERWISE SPECIFIED: Board Dimension: mm x mm
 Total Thickness: 1.6 mm +/- 10%

2. 10fal Intokness: 1.6 mm +/- 10%
3. Board Material: FR-4, Tg130+
4. Copper Layers: 2, Weight: 1 oz
5. Soldermask Layers: Both, Color: Green (LPI preferred)
6. Legend Layers: Both, Color: White. (LPI preferred)
7. Finish: ENIG or HASL

8 Fabricate PCB According to IPC-6012 Class 1 9. 1.5 mm (0.06") maximum radius on any inside corner.

SPECIAL REQUIREMENTS:

VENDOR NOTES:

10. Route board shape and any cut outs per Board Outline layer.

11. Place Manufacturer Mark and Date Code on bottom 12. Boards must pass visual inspection per IPC-A-600 Class 1

Engineering Contact: joseph@toybuilderlabs.com

'Multilayer Composite Print'

'Multilayer Composite Print'



NOTE TO DESIGNERS

P2E-D1/32 (2 flute flat) = 31.25 mil. Real world size = 33 mil

Minimulm clearance: 8 mil

Do not pour un-needed poly. Let CNC workflow create isolation milling.

检查制造说明中的重要细节。(CX) 제작 노트에서 중요한 세투 사항을 확인하십시오.(EX) Uberprüfen Sie wichtige Details in den Fertigungshinse:

Chark important details in Cabrication notes (EN)

 설別具有 U. 标志,有关详细信息,请参見注释。(CR)
 U. 파시가 필요합니다. 자세한 내용은 참고 사항을 참조하십시오.(KR)
 U.─Kennzeichnung erforderlich. Einzelheiten Tinden Sie in den Hinweisen. (DE)

Notes: (unless otherwise specified)

- Mils are the controlling dimensions for the drawings and supplied data. Millimeters dimensions are for reference only.
- Fabricate PCB in accordance with IPC-6012, Class 2; per IPC-6011.
- Materials:

 Laminate and Prepreg (B-stage) to be in accordance with IPC-4101/126.
 Copper foil to be in accordance with IPC-4562. Please see stackup for finished copper thickness.
- All holes shall be located within 0.2 (0.008) Diameter of True Position. Layer to layer registration shall be within 0.125 (0.005).
- 5. Finish:
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or
 1. All exposed conductive pattern areas not covered with solder mask or covered with solder mas other plating shall be plated with Electroless Nickel/Immersion Gold (ENIG) per IPC-4552.

 2. Apply liquid photo imageable solder mask (color green) per IPC-SM-840,
 - reput inquid printo imageable solder mask (color green) per IPU-5H-840, class H, to both sides of the board over bare copper. Wis holes covered with solder mask do not need to be plugged. Only solder mask images that are the same size as the component pads may be enlarged, and shall not be enlarged beyond 0.08 (0.003) per side or 0.15 (0.006) overall. All other solder mask images shall not be enlarged. Fent all vias.
- 6. Marking:
 1. Board part number and revision letter is rendered in etch on the top side of the board. Revision letter should be identical to this drawing.
 2. UL recognized vendor mark and date code shall be rendered in
 - bottom side of the board. Silkscreen shall be white, permanent, organic, non-conductive ink. No ink to appear on component pads.
- Finished PCB to be subject to 100% continuity and isolation electrical test. Test fixtures to be generated from IPC-D-356 formatted netlist data, cross-referenced to gerber extracted netlist data.
- Tolerances:

 1. Marp or uist of board shall not exceed 1%.


 2. Conductor uidths and spacing shall be uithin 0.03 (0.001) of gerber data.

 3. Remove all urbs and break sharp edges 0.4 (0.015) maximum.

 4. Surface Hound par plating must be flat to a maximum of 0.08 (0.003)
- above board surface.
 5. 1.5 (0.06) maximum radius on any inside corner.
- Thieving:

 - eving:
 Supplier may add thieving to compensate for low copper density areas.
 The following guidelines must be adhered to in order to maintain electrical and mechanical integrity of the design:
 1. Thieving to fiducial spacing 200 mil minimum.
 2. Thieving to ono-plated through holes 200 mil minimum.
 3. Thieving to all other features 100 mil minimum.
 4. There shall be no exposed thieving in any areas free of solder mask.

https://www.analog.com/media/en/technical-documentation/evaluation-documentation/hmc7043-fab-drawing.pdfa



Board Stack Report