## CIS 600

## Advanced Computer Architecture HW# 1

Due: 2/16 (Friday)
Turn in the answer to Blackboard.

## Name:

Question 1 (30pts) The instruction encodings for the 6-instruction processor are as shown in the table below:

Instruction	Opcode	16-bit encoding			Function	
Mov Ra, d	0000	Opcode (4 bits)	Destination Register (4 bits)		iress bits)	RF[a]←M[d]
Mov d, Ra	0001	Opcode (4 bits)	Source Register (4 bits)		ress pits)	M[d]←RF[a]
Add Ra,Rb,Rc	0010	Opcode (4 bits)	Destination Register (4 bits)	Source Register (4 bits)	Source Register (4 bits)	RF[a]←RF[b] + RF[c]
Mov Ra, #C	0011	Opcode (4 bits)	Destination Register (4 bits)	Constant (8 bits)		RF[a] ← c
Sub Ra,Rb,Rc	0100	Opcode (4 bits)	Destination Register (4 bits)	Source Register (4 bits)	Source Register (4 bits)	RF[a]€RF[b] - RF[c]
Jumpz Ra, X	0101	Opcode (4 bits)	Source Register (4 bits)	Offset (8 bits)		If RF[a] == 0, PC←PC+offset


a) Assume that you want to augment this ISA to support 20 additional and unique instructions (e.g. Mult, And, Or, etc.), while still keeping the instruction encoding as 16 bits. How will the execution and encoding of the Add instruction be affected? (Other instructions could be affected too, but you just need to comment on how the Add instruction will be impacted.)

Since there will be 20 additional and unique instructions, the opcode will range from 0 to 25, we need at least 5 bits to encode all 26 opcode, instead of 4 bits.

Since we need to keep instruction encoding as 16 bits, the bits for other parts encoding need to be one bit less.

For Add instruction, only 0-7 register allowed for either Destination register, or Source register

b) Now, assume that the 20 new instructions have all been added. Their addition has resulted in changes to the state diagram. A portion of the new finite state diagram is shown below. Given this new state diagram, how many clock cycles will the code (that is also shown below) take to run?



Question 3 (20pts) Assume that to spell check a large file, 820,000,000 instructions are needed. The instructions in the program are broken down into 4 different classes, and each class requires N clock cycles to execute. Specific information is given in the table below.

Instruction Class	Clock Cycles per Instruction	Number of Instructions	
Branch	3	150,000,000	
Store	4	185,000,000	
Load	5	260,000,000	
ALU / R-type	4	225,000,000	

If the total execution time for this program is found to be 1.57 seconds, what is the clock cycle time of the computer on which it was run?

```
total CCs = 3*1.5*10^8 + 4*1.85*10^8 + 5*2.6*10^8 + 4*2.25*10^8
= 3.39*10^9
time for each CC = 1.57 seconds / 3.39*10^9
= 0.463 * 10^(-9) seconds
= 0.463 nano-seconds The machine is a 2.16 GHz machine
```

Question 4 (30pts) Write the MIPS assembly for the following C-code:

End:

```
a)
int f, g, h, i, j;
f = (g + h) - (i + j);
suppose f, g, h, i, j are saved
                                               MIPS Code
in memory address starting from
                                               ______
                                               lw $1, 1004($0)
lw $2, 1008($0)
add $1, $1, $2
lw $2, 1012($0)
lw $3, 1016($0)
1000 consecutively, that is
M(1000) = f
M(1004) = q
M(1008) = h
M(1012) = i
                                                add $2, $2, $3
sub $1, $1, $3
M(1016) = j
the code will be:
                                                sw $1, 1000($0)
b)
                                    MIPS Code
 if (i < j) {
      k++ ;
                                             sub $2, $1, $2 <---- $2=j-i
      i = i * 2 ;
                                             goto L1 ;
                                             sll $1, $1, 1 <---- $1=i*2
 }
                                                           <---- jump to L1
                                             ir $31
                                    L1:
                                             . . . .
suppose i, j, k are loaded
                                             . . . .
in register $1, $2, $3,
                                                            <---- if i>=j, will branch here
                                    X :
                                             . . . .
L1 is loaded in $31
                                             . . . .
the code will be:
c)
                       MIPS Code
i = 0;
While (i != 5)
                                and $1, $1, $0
                                                        <----$1=0
i = i + 5;
                                addi $2, $0, 5
                                                        <----$2=5
                        Loop:
                                                        <----jump here until $1=5
                                beq $1, $2, End
                                                        <----if $1=$2=5, goto End
                                addi $1, $1, 5
                                                        <----$1=$1+5
                                j L1
                                                        <----jump to L1
```

<---end of loop