

www.bsc.es




**Barcelona  
Supercomputing  
Center**  
*Centro Nacional de Supercomputación*

# Architectural Considerations

Antonio J. Peña

Based on material from NVIDIA's GPU Teaching Kit

Barcelona, July 4-6 2016



**Barcelona  
Supercomputing  
Center**  
*Centro Nacional de Supercomputación*

# GPU AS PART OF THE PC ARCHITECTURE

## Review – Typical Structure of a CUDA Program

- Global variables declaration
- Function prototypes
  - `__global__ void kernelOne(...)`
- `main()`
  - allocate memory space on the device – `cudaMalloc(&d_GlblVarPtr, bytes)`
  - transfer data from host to device – `cudaMemcpy(d_GlblVarPtr, h_Gl..., ...)`
  - execution configuration setup
  - kernel call – `kernelOne<<<execution configuration>>>(<args...>);`
  - transfer results from device to host – `cudaMemcpy(h_GlblVarPtr, ..., ...)`
  - optional: compare against golden (host computed) solution
- Kernel – `void kernelOne(type args, ...)`
  - variables declaration - `__shared__`
  - automatic variables transparently assigned to registers
  - `syncthreads()`...


repeat  
as needed

## Bandwidth – Gravity of Modern Computer Systems

- The bandwidth between key components ultimately dictates system performance
  - Especially true for massively parallel systems processing massive amount of data
  - Tricks like buffering, reordering and caching can temporarily defy the rules in some cases
  - Ultimately, the performance falls back to what the “speeds and feeds” dictate

## Classic PC architecture


- Northbridge connects 3 components that must communicate at high speed
  - CPU, DRAM, video
  - Video also needs to have 1<sup>st</sup>-class access to DRAM
  - Previous NVIDIA cards are connected to AGP, up to 2 GB/s transfers
- Southbridge serves as a concentrator for slower I/O devices



Core Logic Chipset


## (Original) PCI Bus Specification

- Connected to the Southbridge
  - Originally 33 MHz, 32-bit wide, 132 MB/second peak transfer rate
  - More recently 66 MHz, 64-bit, 528 MB/second peak
  - Upstream bandwidth remains slow for device (~256 MB/s peak)
- Shared bus with arbitration
  - Winner of arbitration becomes bus master and can connect to CPU or DRAM through the Southbridge and Northbridge




## PCI as Memory Mapped I/O

- PCI device registers are mapped into the CPU's physical address space
  - Accessed through loads/ stores (kernel mode)
- Addresses are assigned to the PCI devices at boot time
  - All devices listen for their addresses




## PCI Express (PCIe)

- Switched, point-to-point connection
  - Each card has a dedicated “link” to the central switch, no bus arbitration
  - Packet switches messages form virtual channel
  - Prioritized packets for QoS
    - E.g., real-time video streaming



## PCIe 2 Links and Lanes

- Each link consists of one or more lanes
  - Each lane is 1-bit wide (4 wires, each 2-wire pair can transmit 2.5Gb/s in one direction)
  - Upstream and downstream now simultaneous and symmetric
- Each Link can combine 1, 2, 4, 8, 12, 16 lanes- x1, x2, etc.
- Each byte data is **8b/10b** encoded into 10 bits with equal number of 1's and 0's; net data rate 2 Gb/s per lane each way
- Thus, the net data rates are 250 MB/s (x1) 500 MB/s (x2), 1GB/s (x4), 2 GB/s (x8), 4 GB/s (x16), each way




## 8/10 bit encoding


- “ Goal is to maintain DC balance while have sufficient state transition for clock recovery
  - “ The difference of 1s and 0s in a 20-bit stream should be  $\leq 2$
  - “ There should be no more than 5 consecutive 1s or 0s in any stream
- 00000000, 00000111, 11000001 bad
  - 01010101, 11001100 good
  - Find 256 good patterns among 1024 total patterns of 10 bits to encode an 8-bit data
  - 20% overhead

## PCIe PC Architecture

- PCIe forms the interconnect backbone
  - Northbridge and Southbridge are both PCIe switches
  - Some Southbridge designs have built-in PCI-PCIe bridge to allow old PCI cards
  - Some PCIe I/O cards are PCI cards with a PCI-PCIe bridge
- Source: Jon Stokes, PCI Express: An Overview
  - <http://arstechnica.com/articles/paedia/hardware/pcie.ars>



## GeForce 7800 GTX Board Details




## PCIe 3

- A total of 8 Giga Transfers per second in each direction
- No more 8/10 encoding but uses a polynomial transformation at the transmitter and its inverse at the receiver to achieve the same effect
- So the effective bandwidth is double of PCIe 2

## PCIe Data Transfer using DMA

- DMA (Direct Memory Access) is used to fully utilize the bandwidth of an I/O bus
  - DMA uses physical address for source and destination
  - Transfers a number of bytes requested by OS
  - Needs pinned memory
  - DMA hardware is much faster than CPU software and frees the CPU for other tasks during the data transfer



## Pinned Memory

- DMA uses physical addresses
  - The OS could accidentally page out the data that is being read or written by a DMA and page in another virtual page into the same location
  - Pinned memory cannot be paged out
- “ If a source or destination of a `cudaMemcpy()` in the host memory is not pinned, it needs to be first copied to a pinned memory – extra overhead
  - “ `cudaMemcpy` is much faster with pinned host memory source or destination

## Allocate/Free Pinned Memory (a.k.a. Page Locked Memory)

- `cudaHostAlloc()`
  - Three parameters
  - Address of pointer to the allocated memory
  - Size of the allocated memory in bytes
  - Option – use `cudaHostAllocDefault` for now
- `cudaFreeHost()`
  - One parameter
  - Pointer to the memory to be freed



## Using Pinned Memory

- Use the allocated memory and its pointer the same way those returned by `malloc()` ;
- The only difference is that the allocated memory cannot be paged by the OS
- The `cudaMemcpy` function should be about 2X faster with pinned memory
- Pinned memory is a limited resource whose over-subscription can have serious consequences

## Important Trends

- Knowing yesterday, today, and tomorrow
  - The PC world is becoming flatter
  - CPU and GPU are being fused together
  - Outsourcing of computation is becoming easier...

[www.bsc.es](http://www.bsc.es)



**Barcelona  
Supercomputing  
Center**  
*Centro Nacional de Supercomputación*

Thank you!

For further information please contact  
[antonio.pena@bsc.es](mailto:antonio.pena@bsc.es)