

2023 ICS 期中考试

B2, B3, B4

汤皓宇

2023年12月1日


总体情况

- · B2, B3, B4 部分主要考察组合与时序电路、状态机的知识。
- · 对组合电路中一些运算的规律掌握不是很熟练,比如摩根律、结 合律、排中律、双重否定律等。
- 画逻辑电路图时出现遗漏符号的问题。
- · 对时序电路的分析不太熟练。
- ・状态机的绘制容易出现遗漏、不标状态转移条件等问题。

B2

B2 (1)

Please write the logic expression for the circuit below.



答案

简记 X Y, X + Y, X 分别表示 X AND Y, X OR Y, NOT X.

$$L = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} (\overline{C} + \overline{A} D)$$

B2 (2) 出题人思路

$$L = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} (\overline{C} + \overline{A} D)$$

Rewrite the expression using only NOT and NAND.

答案

三输入与非门可以使用记号 NAND(X,Y,Z) 或者直接 \overline{XYZ} ,注意 NAND 没有结合律。

$$L = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{B} D$$

$$= \overline{\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{B} D}$$

$$= \overline{\overline{A} \overline{B} \overline{C} \overline{A} \overline{B} \overline{C} \overline{A} \overline{B} D}$$

B2 (2) 非预期解

$$L = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} \overline{C} + \overline{A} \overline{B} D$$
$$= \overline{B} (\overline{C} + \overline{A} D)$$

Rewrite the expression using only NOT and NAND.

答案 1 $L = \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$ $= \overline{\overline{B}} \, \overline{\overline{C} + \overline{A}} \, \overline{\overline{B}} \, D$ $= \overline{\overline{B}} \, \overline{\overline{C}} \, \overline{\overline{A}} \, \overline{\overline{B}} \, \overline{D}$

答案 2
$$L = \overline{B}(\overline{C} + \overline{A} D)$$

$$= \overline{\overline{B}}(\overline{\overline{C}} + \overline{A} D)$$

$$= \overline{\overline{B}}(\overline{C} + \overline{A} D)$$

$$= \overline{\overline{B}}(\overline{C} + \overline{A} D)$$

B2 (2) 只使用二输入门

答案

$$L = \overline{A} \, \overline{B} \, \overline{C} + A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$$

$$= \overline{A} \, \overline{B} \, \overline{C} + A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$$

$$= \overline{A} \, \overline{B} \, \overline{C} \, A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$$

$$= \overline{A} \, \overline{B} \, \overline{C} \, A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$$

$$= \overline{A} \, \overline{B} \, \overline{C} \, A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, D$$

$$= \overline{A} \, \overline{B} \, \overline{C} \, A \, \overline{B} \, \overline{C} \, \overline{A} \, \overline{B} \, D$$

$$= NAND(NOT($$

$$NAND(NOT(NAND(NOT(A), NOT(B))), NOT(C)),$$

$$NAND(A, NOT(NAND(NOT(B), NOT(C))))$$

$$), NAND(NOT(NAND(NOT(A), NOT(B))), D))$$


B2 (3)

$$L = \overline{\overline{A} \, \overline{B} \, \overline{C}} \, \overline{A} \, \overline{B} \, \overline{\overline{C}} \, \overline{\overline{A} \, \overline{B} \, D}$$

Draw the logic diagram implemented using only NOT gates and NAND gates.

答案


其他的表达式对应的逻辑电路图也对,这里只给出一种。



B3

B3 公式推导


Use only **NOT** gates and **2-input NOR** gates to draw a logic circuit diagram for expression $L = A \ \overline{B} + \overline{A} \ C$.



B3 画图

$$L = \overline{\overline{\overline{A} + B} + \overline{\overline{A} + \overline{\overline{C}}}}$$

Use only **NOT** gates and **2-input NOR** gates to draw a logic circuit diagram for expression $L = A \overline{B} + \overline{A} C$.



B4

B4(1)

Please explain why state machines must be implemented using sequential circuits and cannot be realized with only combinational circuits.


答案

状态机的输出不止和当前的输入有关,也与之前的输入有关,因此需要使用时序电路来存储之前的状态;而组合电路不能保存之前的状态,输出只和输入有关。

B4(2)

D-trigger, is a type of digital storage element in digital circuits. It has three inputs: a data input (D), clear input (R) and a clock input (CLK). When the clear signal (R) is asserted, it forces the output (Q) to be ' θ '. The clock input determines when the data input should be sampled. When clock signal rising edge occurs, it will make Q = D.

Your job: Describe what the following sequential circuit does in **one** sentence. Assume that the output $Q_0Q_1Q_2Q_3$ is initially 0000.



答案

在时钟 CP 下降沿到来时,输出 $Q_3Q_2Q_1Q_0$ 会增加 1,且可以循环。


B4(3)

Design a Finite State Machine (FSM) that recognizes patterns of "000" and "010" in an input string and outputs 1 when either pattern is detected.

For example, given a string 00001000, it will produce 00110101.

答案


每个状态都需要考虑所有的可能输入,即每个状态会有两条出边。



B4(3) 另一种

Design a Finite State Machine (FSM) that recognizes patterns of "000" and "010" in an input string and outputs 1 when either pattern is detected.

For example, given a string 00001000, it will produce 00110101.



Questions?

谢谢大家