

# 实验三寄存器堆功能改进实验报告

2026 年 4 月 21 日

## 1 实验目的

1. 理解 32 位通用寄存器堆的硬件结构与读写工作原理。
2. 将写使能信号从 1 位扩展为 2 位，实现高低 16 位独立写入控制。
3. 新增专用寄存器，实时计算并存储 1 号与 2 号寄存器数据之和。
4. 完成 FPGA 板级验证，验证改进后寄存器堆功能正确性。

## 2 实验原理与改进方案

### 2.1 原有寄存器堆结构

传统寄存器堆包含 32 个 32 位寄存器，两路异步读、一路同步写，使用 1 位写使能控制整个 32 位数据写入。

### 2.2 本次改进内容

#### 1. 写使能扩展为 2 位

- wen[0]: 控制写数据低 16 位 wdata[15:0]
- wen[1]: 控制写数据高 16 位 wdata[31:16]

可实现只写高 16 位、只写低 16 位或完整 32 位写入。

#### 2. 新增专用求和寄存器增加寄存器 sum\_reg，在时钟上升沿自动计算

$$\text{sum\_reg} = \text{rf}[1] + \text{rf}[2]$$

#### 3. 调试端口扩展将测试地址 test\_addr = 31 映射为 sum\_reg，可直接观察求和结果。

## 2.3 改进后寄存器堆原理图说明




图 1: 改进后寄存器堆硬件原理图

原理图结构说明:

1. 写控制逻辑: 2 位写使能分别控制高低 16 位写入使能。
2. 加法模块: 时钟同步加法器, 实时计算  $rf[1]+rf[2]$ 。
3. 所有写操作与求和操作均在时钟上升沿同步完成。

## 3 改进后 Verilog 代码实现

### 3.1 寄存器堆核心模块 regfile.v

```

1 `timescale 1ns / 1ps
2 module regfile(
3     input          clk,
4     input          [1:0]  wen, // 2位写使能
5     input          [4 :0] raddr1,
6     input          [4 :0] raddr2,
7     input          [4 :0] waddr,
8     input          [31:0] wdata,
9     output reg [31:0] rdata1,
10    output reg [31:0] rdata2,
11    input          [4 :0] test_addr,
12    output reg [31:0] test_data
13 );
14    reg [31:0] rf[31:0];
15    reg [31:0] sum_reg; // 新增求和寄存器
16
17    // 分高低16位写入
18    always @(posedge clk)
19    begin
20        if(waddr != 5'd0) begin
21            if(wen[0]) rf[waddr][15:0]  <= wdata[15:0];
22            if(wen[1]) rf[waddr][31:16] <= wdata[31:16];
23        end
24        sum_reg <= rf[1] + rf[2];
25    end
26
27    always @(*)
28    begin
29        case (raddr1)
30            5'd1 : rdata1 <= rf[1 ];
31            5'd2 : rdata1 <= rf[2 ];
32            5'd3 : rdata1 <= rf[3 ];
33            5'd4 : rdata1 <= rf[4 ];
34            5'd5 : rdata1 <= rf[5 ];
35            5'd6 : rdata1 <= rf[6 ];
36            5'd7 : rdata1 <= rf[7 ];
37            5'd8 : rdata1 <= rf[8 ];
38            5'd9 : rdata1 <= rf[9 ];
39            5'd10: rdata1 <= rf[10];

```

```

40         5'd11: rdata1 <= rf[11];
41         5'd12: rdata1 <= rf[12];
42         5'd13: rdata1 <= rf[13];
43         5'd14: rdata1 <= rf[14];
44         5'd15: rdata1 <= rf[15];
45         5'd16: rdata1 <= rf[16];
46         5'd17: rdata1 <= rf[17];
47         5'd18: rdata1 <= rf[18];
48         5'd19: rdata1 <= rf[19];
49         5'd20: rdata1 <= rf[20];
50         5'd21: rdata1 <= rf[21];
51         5'd22: rdata1 <= rf[22];
52         5'd23: rdata1 <= rf[23];
53         5'd24: rdata1 <= rf[24];
54         5'd25: rdata1 <= rf[25];
55         5'd26: rdata1 <= rf[26];
56         5'd27: rdata1 <= rf[27];
57         5'd28: rdata1 <= rf[28];
58         5'd29: rdata1 <= rf[29];
59         5'd30: rdata1 <= rf[30];
60         5'd31: rdata1 <= rf[31];
61         default : rdata1 <= 32'd0;
62     endcase
63 end
64
65 always @(*)
66 begin
67     case (raddr2)
68         5'd1 : rdata2 <= rf[1 ];
69         5'd2 : rdata2 <= rf[2 ];
70         5'd3 : rdata2 <= rf[3 ];
71         5'd4 : rdata2 <= rf[4 ];
72         5'd5 : rdata2 <= rf[5 ];
73         5'd6 : rdata2 <= rf[6 ];
74         5'd7 : rdata2 <= rf[7 ];
75         5'd8 : rdata2 <= rf[8 ];
76         5'd9 : rdata2 <= rf[9 ];
77         5'd10: rdata2 <= rf[10];
78         5'd11: rdata2 <= rf[11];
79         5'd12: rdata2 <= rf[12];

```



```

80         5'd13: rdata2 <= rf[13];
81         5'd14: rdata2 <= rf[14];
82         5'd15: rdata2 <= rf[15];
83         5'd16: rdata2 <= rf[16];
84         5'd17: rdata2 <= rf[17];
85         5'd18: rdata2 <= rf[18];
86         5'd19: rdata2 <= rf[19];
87         5'd20: rdata2 <= rf[20];
88         5'd21: rdata2 <= rf[21];
89         5'd22: rdata2 <= rf[22];
90         5'd23: rdata2 <= rf[23];
91         5'd24: rdata2 <= rf[24];
92         5'd25: rdata2 <= rf[25];
93         5'd26: rdata2 <= rf[26];
94         5'd27: rdata2 <= rf[27];
95         5'd28: rdata2 <= rf[28];
96         5'd29: rdata2 <= rf[29];
97         5'd30: rdata2 <= rf[30];
98         5'd31: rdata2 <= rf[31];
99         default : rdata2 <= 32'd0;
100     endcase
101 end
102
103 always @(*)
104 begin
105     case (test_addr)
106         5'd1 : test_data <= rf[1 ];
107         5'd2 : test_data <= rf[2 ];
108         5'd3 : test_data <= rf[3 ];
109         5'd4 : test_data <= rf[4 ];
110         5'd5 : test_data <= rf[5 ];
111         5'd6 : test_data <= rf[6 ];
112         5'd7 : test_data <= rf[7 ];
113         5'd8 : test_data <= rf[8 ];
114         5'd9 : test_data <= rf[9 ];
115         5'd10: test_data <= rf[10];
116         5'd11: test_data <= rf[11];
117         5'd12: test_data <= rf[12];
118         5'd13: test_data <= rf[13];
119         5'd14: test_data <= rf[14];

```

```

120         5'd15: test_data <= rf[15];
121         5'd16: test_data <= rf[16];
122         5'd17: test_data <= rf[17];
123         5'd18: test_data <= rf[18];
124         5'd19: test_data <= rf[19];
125         5'd20: test_data <= rf[20];
126         5'd21: test_data <= rf[21];
127         5'd22: test_data <= rf[22];
128         5'd23: test_data <= rf[23];
129         5'd24: test_data <= rf[24];
130         5'd25: test_data <= rf[25];
131         5'd26: test_data <= rf[26];
132         5'd27: test_data <= rf[27];
133         5'd28: test_data <= rf[28];
134         5'd29: test_data <= rf[29];
135         5'd30: test_data <= rf[30];
136         5'd31: test_data <= sum_reg; // 设置专用寄存器
137         default : test_data <= 32'd0;
138     endcase
139 end
140 endmodule

```

### 3.2 显示驱动模块 regfile\_display.v

```

1 module regfile_display(
2     input clk,
3     input resetn,
4
5     input [1:0] wen, // 2位写使能
6     input [1:0] input_sel,
7
8     output led_wen,
9     output led_waddr,
10    output led_wdata,
11    output led_raddr1,
12    output led_raddr2,
13
14    output lcd_rst,
15    output lcd_cs,

```

```

16     output lcd_rs,
17     output lcd_wr,
18     output lcd_rd,
19     inout[15:0] lcd_data_io,
20     output lcd_bl_ctr,
21     inout ct_int,
22     inout ct_sda,
23     output ct_scl,
24     output ct_rstn
25 );
26     assign led_wen      = !wen; // 控制写使能 LED 指示灯正常工作
27     assign led_raddr1 = (input_sel==2'd0);
28     assign led_raddr2 = (input_sel==2'd1);
29     assign led_waddr  = (input_sel==2'd2);
30     assign led_wdata  = (input_sel==2'd3);
31
32     wire [31:0] test_data;
33     wire [4 :0] test_addr;
34     reg  [4 :0] raddr1;
35     reg  [4 :0] raddr2;
36     reg  [4 :0] waddr;
37     reg  [31:0] wdata;
38     wire [31:0] rdata1;
39     wire [31:0] rdata2;
40
41     regfile rf_module(
42         .clk      (clk      ),
43         .wen      (wen      ),
44         .raddr1   (raddr1   ),
45         .raddr2   (raddr2   ),
46         .waddr    (waddr    ),
47         .wdata    (wdata    ),
48         .rdata1   (rdata1   ),
49         .rdata2   (rdata2   ),
50         .test_addr(test_addr),
51         .test_data(test_data)
52     );
53
54     reg          display_valid;
55     reg [39:0] display_name;

```

```

56  reg  [31:0] display_value;
57  wire [5 :0] display_number;
58  wire          input_valid;
59  wire [31:0] input_value;
60
61  lcd_module lcd_module(
62      .clk          (clk          ),
63      .resetn        (resetn        ),
64      .display_valid (display_valid ),
65      .display_name  (display_name  ),
66      .display_value (display_value ),
67      .display_number (display_number),
68      .input_valid   (input_valid   ),
69      .input_value   (input_value   ),
70      .lcd_rst       (lcd_rst       ),
71      .lcd_cs        (lcd_cs        ),
72      .lcd_rs        (lcd_rs        ),
73      .lcd_wr        (lcd_wr        ),
74      .lcd_rd        (lcd_rd        ),
75      .lcd_data_io   (lcd_data_io   ),
76      .lcd_bl_ctr    (lcd_bl_ctr    ),
77      .ct_int        (ct_int        ),
78      .ct_sda        (ct_sda        ),
79      .ct_scl        (ct_scl        ),
80      .ct_rstn       (ct_rstn       )
81  );
82
83  assign test_addr = display_number - 5'd7;
84
85  always @(posedge clk) begin
86      if (!resetn) raddr1 <= 5'd0;
87      else if (input_valid && input_sel == 2'd0) raddr1 <=
          input_value[4:0];
88  end
89
90  always @(posedge clk) begin
91      if (!resetn) raddr2 <= 5'd0;
92      else if (input_valid && input_sel == 2'd1) raddr2 <=
          input_value[4:0];
93  end

```

```

94
95 always @(posedge clk) begin
96     if (!resetn) waddr <= 5'd0;
97     else if (input_valid && input_sel == 2'd2) waddr <=
        input_value[4:0];
98 end
99
100 always @(posedge clk) begin
101     if (!resetn) wdata <= 32'd0;
102     else if (input_valid && input_sel == 2'd3) wdata <=
        input_value;
103 end
104
105 always @(posedge clk) begin
106     if (display_number > 6'd6 && display_number < 6'd39) begin
107         display_valid <= 1'b1;
108         display_name[39:16] <= "REG";
109         display_name[15: 8] <= {4'b0011,3'b000,test_addr[4]};
110         display_name[7 : 0] <= {4'b0011,test_addr[3:0]};
111         display_value <= test_data;
112     end
113     else begin
114         case(display_number)
115             6'd1: begin display_valid<=1; display_name<="RADD1";
                display_value<=raddr1; end
116             6'd2: begin display_valid<=1; display_name<="RDAT1";
                display_value<=rdata1; end
117             6'd3: begin display_valid<=1; display_name<="RADD2";
                display_value<=raddr2; end
118             6'd4: begin display_valid<=1; display_name<="RDAT2";
                display_value<=rdata2; end
119             6'd5: begin display_valid<=1; display_name<="WADDR";
                display_value<=waddr; end
120             6'd6: begin display_valid<=1; display_name<="WDATA";
                display_value<=wdata; end
121             default: begin display_valid<=0; display_name<=0;
                display_value<=0; end
122         endcase
123     end
124 end

```

### 3.3 管脚约束文件

```

1 #时钟信号连接
2 set_property PACKAGE_PIN AC19 [get_ports clk]
3
4 #复位按键，低电平有效
5 set_property PACKAGE_PIN Y3 [get_ports resetn]
6
7 #LED指示灯
8 set_property PACKAGE_PIN H7 [get_ports led_wen]
9 set_property PACKAGE_PIN D5 [get_ports led_waddr]
10 set_property PACKAGE_PIN A3 [get_ports led_wdata]
11 set_property PACKAGE_PIN A5 [get_ports led_raddr1]
12 set_property PACKAGE_PIN A4 [get_ports led_raddr2]
13
14 #拨码开关 (wen[0] 和 wen[1] 分别分配到具体的硬件引脚)
15 set_property PACKAGE_PIN AC21 [get_ports wen[0]]
16 set_property PACKAGE_PIN AD24 [get_ports wen[1]]
17 set_property PACKAGE_PIN AC22 [get_ports input_sel[0]]
18 set_property PACKAGE_PIN AC23 [get_ports input_sel[1]]
19
20 set_property IOSTANDARD LVCMOS33 [get_ports clk]
21 set_property IOSTANDARD LVCMOS33 [get_ports resetn]
22 set_property IOSTANDARD LVCMOS33 [get_ports led_wen]
23 set_property IOSTANDARD LVCMOS33 [get_ports led_raddr1]
24 set_property IOSTANDARD LVCMOS33 [get_ports led_raddr2]
25 set_property IOSTANDARD LVCMOS33 [get_ports led_waddr]
26 set_property IOSTANDARD LVCMOS33 [get_ports led_wdata]
27 set_property IOSTANDARD LVCMOS33 [get_ports wen]
28 set_property IOSTANDARD LVCMOS33 [get_ports input_sel[1]]
29 set_property IOSTANDARD LVCMOS33 [get_ports input_sel[0]]
30
31 #LCD接口
32 set_property PACKAGE_PIN J25 [get_ports lcd_rst]
33 set_property PACKAGE_PIN H18 [get_ports lcd_cs]
34 set_property PACKAGE_PIN K16 [get_ports lcd_rs]
35 set_property PACKAGE_PIN L8 [get_ports lcd_wr]

```

```

36 set_property PACKAGE_PIN K8 [get_ports lcd_rd]
37 set_property PACKAGE_PIN J15 [get_ports lcd_bl_ctr]
38 set_property PACKAGE_PIN H9 [get_ports {lcd_data_io[0]}]
39 set_property PACKAGE_PIN K17 [get_ports {lcd_data_io[1]}]
40 set_property PACKAGE_PIN J20 [get_ports {lcd_data_io[2]}]
41 set_property PACKAGE_PIN M17 [get_ports {lcd_data_io[3]}]
42 set_property PACKAGE_PIN L17 [get_ports {lcd_data_io[4]}]
43 set_property PACKAGE_PIN L18 [get_ports {lcd_data_io[5]}]
44 set_property PACKAGE_PIN L15 [get_ports {lcd_data_io[6]}]
45 set_property PACKAGE_PIN M15 [get_ports {lcd_data_io[7]}]
46 set_property PACKAGE_PIN M16 [get_ports {lcd_data_io[8]}]
47 set_property PACKAGE_PIN L14 [get_ports {lcd_data_io[9]}]
48 set_property PACKAGE_PIN M14 [get_ports {lcd_data_io[10]}]
49 set_property PACKAGE_PIN F22 [get_ports {lcd_data_io[11]}]
50 set_property PACKAGE_PIN G22 [get_ports {lcd_data_io[12]}]
51 set_property PACKAGE_PIN G21 [get_ports {lcd_data_io[13]}]
52 set_property PACKAGE_PIN H24 [get_ports {lcd_data_io[14]}]
53 set_property PACKAGE_PIN J16 [get_ports {lcd_data_io[15]}]
54 set_property PACKAGE_PIN L19 [get_ports ct_int]
55 set_property PACKAGE_PIN J24 [get_ports ct_sda]
56 set_property PACKAGE_PIN H21 [get_ports ct_scl]
57 set_property PACKAGE_PIN G24 [get_ports ct_rstn]
58
59 set_property IOSTANDARD LVCMOS33 [get_ports lcd_rst]
60 set_property IOSTANDARD LVCMOS33 [get_ports lcd_cs]
61 set_property IOSTANDARD LVCMOS33 [get_ports lcd_rs]
62 set_property IOSTANDARD LVCMOS33 [get_ports lcd_wr]
63 set_property IOSTANDARD LVCMOS33 [get_ports lcd_rd]
64 set_property IOSTANDARD LVCMOS33 [get_ports lcd_bl_ctr]
65 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[0]}]
66 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[1]}]
67 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[2]}]
68 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[3]}]
69 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[4]}]
70 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[5]}]
71 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[6]}]
72 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[7]}]
73 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[8]}]
74 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[9]}]
75 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[10]}]

```

```

76 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[11]}]
77 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[12]}]
78 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[13]}]
79 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[14]}]
80 set_property IOSTANDARD LVCMOS33 [get_ports {lcd_data_io[15]}]
81 set_property IOSTANDARD LVCMOS33 [get_ports ct_int]
82 set_property IOSTANDARD LVCMOS33 [get_ports ct_sda]
83 set_property IOSTANDARD LVCMOS33 [get_ports ct_scl]
84 set_property IOSTANDARD LVCMOS33 [get_ports ct_rstn]

```

## 4 实验步骤

1. 新建 Vivado 工程，添加上述 Verilog 设计文件与约束文件。
2. 完成综合、实现、比特流生成。
3. 将比特流下载至 FPGA 实验箱。
4. 通过拨码开关与按键配置读写地址、数据与写使能。
5. 观察 LCD 显示结果，验证高低 16 位独立写入与求和功能。



## 5 实验箱验证结果与说明




图 2: 添加求和操作




图 3: 改进写操作

## 5.1 验证内容与数据说明

### 1. 专用求和寄存器测试

- $REG01 + REG02 = REG1F$  ( $1 + 1 = 2$ )
- 与理论计算一致，求和功能正确。

### 2. 高低 16 位独立写入测试 (在实验 1 基础上进行测试)

- 写数据: `wdata = 0x7FFFFFFF`
- 仅使能 `wen[0]=1`，写入低 16 位，REG02 显示为 `0x0000FFFF`
- 仅使能 `wen[1]=1`，写入高 16 位，REG01 显示为 `0x7FFF0001`
- 经实验可得，独立写入功能正确

## 6 实验总结

1. 成功将寄存器堆写使能扩展为 2 位，实现高低 16 位独立可控写入。
2. 实现了专用求和寄存器，可实时计算并保存 1 号与 2 号寄存器之和。
3. 完成 FPGA 板级验证，所有功能均正常工作，符合设计要求。
4. 进一步理解了寄存器堆的内部结构、同步时序与多路控制逻辑。