Organization of Digital Computer Lab EECS112L/CSE 132L

Assignment 5 Final Project - Pipeline MIPS

Prepared by: Team Big Test Icicles

Student name:
Michael Herrera
Kevin Ngo
Alexander Tran
Franklin Hool

EECS Department
Henry Samueli School of Engineering
University of California, Irvine

March 13, 2016

1 Design

This lab continues off of the previous assignment's single-cycle MIPS processor. In addition to the instructions from the last assignment, the datapath now supports unconditional jumps, conditional branches, and pipeline implementations.

Supported Instructions:
Branches - BEQ, J
Memory operation - LW, SW
Arithmetic - ADD, SUB, AND, OR, XOR, NOR, SLT

1.1 Processor

The processor is the top-level block of the design. It is responsible for connecting the program counter, instruction memory, controller, register file, ALU, data memory, hazard unit, pipeline registers, and all other supplementary components together in order to create the MIPS processor.

1.2 Program Counter

The PC is used to tell the processor what instruction to read inside of the instruction memory. After each clock cycle, it is incremented by 1 in order for the next instruction to be read. With the addition of branching and jumping instructions, the PC's value can now be changed in order to access specific instructions in the instruction memory. For the pipeline implementation, the PC can be stalled when needed and is controlled by the hazard unit.

1.3 Instruction Memory

The instruction memory (ROM) is the block that contains the instructions that will be performed by the processor.

1.4 Controller

The controller is needed to determine which blocks are enabled for a given instruction since different instructions may have datapaths. It sends signals for multiplexer operations, regwrite, and memwrite. With the addition of I-Type instructions, it also decodes opcodes and translates them into functions for the ALU.

1.5 Register File

The register file holds an array of registers that are used for reading and writing data.

1.6 ALU

The ALU performs various arithmetic and logic functions with its "A" and "B" inputs and sends the result to the output. To support the new I-Type instructions, a 2-to-1 multiplexer is added to the "B" input of the ALU. It is controlled by the controller, which decides whether to use the value from the register file or an immediate value in the instruction.

1.7 Data Memory

The data memory (RAM) is where data is written to and stored. It is a 512-word x 32-bit array whose size can be reconfigured at instantiation time using dsize.

1.8 Hazard Unit

The hazard unit controls whether to use the real control values from the controller or '0' when hazards are detected, such as data hazards, load-use hazard, and branch hazards. In the event of a hazard, depending on the type of hazard, the hazard unit will either stall the process or forward data. Data hazards, such as Read-After-Write or Write-After-Read, will cause forwarding in the pipeline implementation and stalling will occur in load-use hazard and branch hazards.

1.9 Pipeline Registers

With each clock cycle, data from the pipeline register is read first and then data coming into the register is stored so that it is read in the next cycle, imitating a pipeline implementation. When stall occurs in the fetch stage or decode stage, the value in the pipeline register is preserved when a NOP | instruction is executed.

2 Testing

To test the MIPS processor, we first tested the individual components if possible. The new pipeline registers were simulated individually to demonstrate the logic. When stall is off, the register will hold the input value present at the rising edge of the clock. Alternatively, it will read out the data stored in the register at any given time. The pipeline register for the fetch/decode was used for testing since it was the simplest one of the four.




Figure 1: pipeFD waveform

To test the processor, we preloaded the ROM with the instructions given in the assignment specificiations. Those instructions are listed below:

- 1. 0000000001000100001100000100000 add R3 R1 R2
- 2. 0000000001000100001100000100001 sub R3 R1 R2
- $3.\ 00000000001000100001100000100100$ and R3 R1 R2
- 4. 0000000001000100001100000100101 or R3 R1 R2
- $5. \ 0000000001000100001100000100110 \ \ \mathtt{xor} \ \mathtt{R3} \ \mathtt{R1} \ \mathtt{R2}$
- 6. 0000000001000100001100000100111 nor R3 R1 R2
- 7. 0000000001000100001100000101001 slt R1 R2 R3
- 8. 10101100001000100000000000010100 sw R2 20(R1)
- 9. 1000110000100010000000000010100 lw R2 20(R1)
- $10.\ 0001000010100111000000000001010\ -\ \mathsf{beq}\ \mathsf{R5}\ \mathsf{R7}\ 10$




Figure 2: Processor waveform 1




Figure 3: Processor waveform 2

3 Bugs

Our testing for the processor is not extensive due to time constraints. Therefore, we are not able to discern any bugs at its current state. If more time was available, the processor could be further tested by comparing every resulting bit to its expected bit at every output to verify that they match up completely to the MIPS architecture's logic.

4 Synthesis

 $\begin{aligned} &\text{Area} = 3750.139959 \\ &\text{Power} = 2.95\text{e}{+03} \\ &\text{Maximum Frequency} = 2.778 \end{aligned}$




Figure 4: Processor synthesis