

**MOTOROLA**

SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

Advance Information

ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)

The MC2661/MC68661, Enhanced Programmable Communications Interface (EPCI), is a universal synchronous/asynchronous data communications controller chip that is an enhanced version of the Signetics 2651. The EPCI directly interfaces to most 8-bit MPUs and easily to the MC68000 MPU and other 16-bit MPUs. It may be used in either a polled or interrupt driven system. Programmed instructions can be accepted from the host MPU while supporting many synchronous or asynchronous serial-data communication protocols in a full or half-duplex mode. Special support for BISYNC is provided.

The EPCI converts parallel data characters, accepted from the microprocessor data bus, into transmit-serial data. Simultaneously, the EPCI can convert receive-serial data to parallel data characters for input to the microprocessor.

A baud rate generator in the EPCI can be programmed to either accept an external clock, or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode. Each version of the EPCI (A, B, C) has a different set of baud rates.

FEATURES

● Synchronous Operation

- Single or Double SYN Operation
- Internal or External Character Synchronization
- Transparent or Non-transparent Mode
- Transparent Mode DLE Stuffing (Tx) and Detection (Rx)
- Automatic SYN or DLE-SYN Insertion
- SYN, DLE, and DLE-SYN Stripping
- Baud Rate: dc to 1M bps (1X Clock)

● Asynchronous Operation

- 1, 1½, or 2 Stop Bits Transmitted
- Parity, Overrun, and Framing Error Detection
- Line Break Detection and Generation
- False Start Bit Detection
- Automatic Serial Echo Mode (Echoplex)
- Baud Rate: dc 1M bps (1X Clock)
dc to 62.5k bps (16X Clock)
dc to 15.625k bps (64X Clock)

● Common Features

- Internal or External Baud Rate Clock; No System Clock Required
- 3 Baud Rate Sets (A, B, C); 16 Internal Rates for Each Set
- 5- to 8-Bit Characters plus parity; Odd, Even, or No Parity
- Double Buffered Transmitter and Receiver
- Dynamic Character Length Switching
- Full- or Half-Duplex Operation
- Local or Remote Maintenance Loop-Back Mode
- TTL-Compatible Inputs and Outputs
- RxC and TxC Pins and Short Circuit Protected
- 3 Open-Drain MOS Outputs can be Wire ORed
- Single 5 V Power Supply

● Applications

- Intelligent Terminals
- Network Processors
- Front End Processors
- Remote Data Concentrators
- Computer-to-Computer Links
- Serial Peripherals
- BISYNC Adaptors

MC2661A/MC68661A

(Baud Rate Set A)

MC2661B/MC68661B

(Baud Rate Set B)


MC2661C/MC68661C

(Baud Rate Set C)


MOS

(N-CHANNEL, SILICON-GATE)


ENHANCED PROGRAMMABLE COMMUNICATIONS INTERFACE (EPCI)



L SUFFIX
CERAMIC PACKAGE
CASE 719



P SUFFIX
PLASTIC PACKAGE
CASE 710



C SUFFIX
CERDIP PACKAGE
CASE 733

PIN ASSIGNMENT

