

COMMUNICATIONS PRODUCTS

APPLICATION NOTE

MK68590 (LANCE™) INTERFACE TO MK68000

TABLE OF CONTENTS

PARAG	RAPH TITLE I	PAGE
1.0	Introduction	. 1-1
2.0	Ethernet Primer	. 2-1
3.0	Definition of Terms	. 3-1
4.0	LANCE Chip Description	. 4-1
5.0	Ethernet Node Overview	. 5-1
5.1	Introduction	5-1
5.2	Operational Description	. 5-1
5.2.1	Typical Ethernet Node	. 5-1
5.2.2	Application-Note Ethernet Node	. 5-1
5.3	Hardware Requirements	5-2
5.4	Software Requirements	5-3
5.5	System Memory Map	5-4
5.6	Utility Area Definition	. 5-7
6.0	Hardware Description	
6.1	Introduction	
6.2	Chip Select Decode Circuit	
6.3	DTACK Circuit	
6.4	Address/Data Bus Interface	
6.5	Interrupt Circuit	
6.6	Autovectoring Circuit	
6.7	Bus Arbitration Circuit	
6.8	SIA-LANCE Interconnect	6-6
7.0	Software Description	. 7-1
7.1	Introduction	
7.2	Initialization and Diagnostics Software Module	
7.2.1	Introduction	
7.2.2	Clear Submodule	
7.2.3	Block-Move Submodule	. 7-4
7.2.4	Receive Ring Initialization Submodule	
7.2.5	Transmit Ring Initialization Submodule	
7.2.6	Diagnostics Software Module	
7.2.6.1	CRC Code Software Generation	7-13
7.2.6.2	Code Status Register Initialization Subroutine	7-13
7.2.7	Normal Operation Initialization	7-15
7.3	LANCE Interrupt Exception Software Module	. 7-17
7.3.1	Introduction	
7.3.2	Interrupt Error Determination Submodule	
7.3.3	Transmit Interrupt Handling Submodule	. 7-20
7.3.4	Receive Interrupt Handling Submodule	. 7-22
7.3.4.1	Loopback Handling Routine	
7.3.4.2	Receive Interrupt Normal Operation	
7.3.5	Initialization Done Interrupt Handling Submodule	
7.4	Message Interrupt Software Module	
0.0	Amondiana	0.4
8.0	Appendices	
8.1	Appendix A, Initialization Assembly Code	
8.2	Appendix B, LANCE Interrupt Assembly Code	
8.3	Appendix C, Message Interrupt Assembly Code	. 6-2/

LIST OF ILLUSTRATIONS

IUME		PAGE
1	OSI Network Model	2-2
2	Ethernet and LANCE Packet Format	4-1
3	Ethernet and Packet Bit Transmission Sequence	
4	LANCE Memory Management	4-2
5	68000/68590 Block Diagram	5-2
6	Program Software Overview Flowgraph	
7	System Memory Map	5-5
8	Utility Area Memory Map	
9	Ring Management Area Memory Map	5-8
10	Chip Select Decode & DTACK Circuit	6-1
11	Chip Select Decode Description	
12	Chip Select Decode PROM Firmware	6-3
13	MK68000 - Memory Interface Circuit	6-4
14	Address/Data Bus Interface Circuit	6-5
15	Interrupt and Autovector Circuit	6-6
16	Bus Arbitration Circuit	6-7
17	Bus Arbitration Timing	6-7
18	SIA Filter Values	6-8
19	Software Memory Map	. 7-1
20	Initialization Software Module	7-2
21	Clear Submodule	. 7-3
22	Block-Move Submodule	7-4
23	Buffer Displacement Diagram	. 7-5
24	Receive Ring Initialization Submodule	
25	Transmit Ring Initialization Submodule	
26	Diagnostics Subroutine	7-10
27	Loopback Diagnostics Test Routine	7-11
28	Cycle Redundancy Check Generation Subroutine	7-13
29	Control & Status Register Initialization Subroutine	
30	Normal Operation Initialization Submodule	7-16
31	LANCE Exception Processing Module	7-17
32	Interrupt Error Determination Submodule	
33	Transmit Interrupt Handling Submodule	7-21
34	Receive Interrupt Handling Submodule	7-23
35	Loopback Service Routine	7-25
36	Packet Status Discrepancy Check Routine	
37	Initialization Done Interrupt Handling Submodule	
38	Message Interrupt Software Module	7-30
39	Transmit Ring Update Submodule	7-32

1.0 INTRODUCTION

The LANCE™ Application Note describes the basic hardware and software needed to interface the MK68590, Local Area Network Controller for Ethernet (LANCE), to the MK68000, Mostek's 16/32 microprocessor. It can be used as a "cookbook" for designing the basic hardware and software needed for a LANCE-68000 interface, but is actually more useful as a design guide.

This publication contains seven sections in addition to this introduction. Section two is the Ethernet Primer, which contains background material and basic concepts involved in Ethernet communication. Section three defines terms used throughout the Application Note. Section four is an overview of the Local Area Network Controller for Ethernet (LANCE) chip. Section five is the Ethernet Node overview, listing design requirements for an intelligent Ethernet node. It deals with the block level concepts of both hardware and software. Section six is the Hardware Description. It deals with the basic hardware requirements and includes both block diagrams and schematics. Section seven describes the software used in the LANCE-MK68000 interface. This section includes flowcharts, assembly code, and a step-by-step explanation of the software. The eighth and final section is a Assembly Code listing of the software needed for an intelligent Ethernet node.

The LANCE-MK68000 hardware and software were designed as simply as possible. The design incorporates a minimum number of interface logic gates and no time multiplexing of devices. Structured assembly code with few subroutines and loops is used, making it easy to change and understand. The schematics and assembly code are presented in a format that easily lends itself to a self-tutorial on an existing Ethernet interface design for users. The design is intended to give users ideas on how to design or how to improve present designs. But, if so desired, users can apply the information directly to quickly generate a basic working interface.

This Application Note refers to many technical aspects of the LANCE but they are not fully explained. For this reason, users should also study the MK68590 LANCE Technical Manual, published by United Technologies Mostek.

2.0 ETHERNET PRIMER

Much debate and questioning as to the nature of celestial bodies existed in the early days of science. These questions included: What type of material exists between the heavenly bodies? If it is not a vacuum, how does light move across it? The conclusion agreed upon was that an Ether existed between the planets and it was the medium light used to travel from the sun to the Earth.

Xerox borrowed this terminology in their early stages of defining a local area network. Ether was the medium information would use to travel from one station to the next throughout the network specification. They called this network "Ethernet."

Ethernet was designed as a system for local communication between computing stations. A series of tapped coaxial cables between computing stations comprise a network that connects up to 1024 different stations per network. In addition, a gateway interface may be used to connect each network to other networks. The computing stations may consist of personal computers, CAD workstations, file storage devices, magnetic tape backup stations, large central computers, printers, plotters or any device that conforms to the Ethernet standard.

The objective of Ethernet was to provide a communication system that can grow with users' needs and accommodate several buildings in a local area. One of its purposes is to eliminate bottlenecks and reliability problems associated with a central controller.

Ethernet provides for one, and only one, connection between any two points on the network. Since the Ether, or the common broadcast communication channel, is passive when an active node fails, only its operation is affected - not the entire system.

Ethernet employs Carrier Sense Multiple Access with Collision Detect (CSMA/CD). The principle behind this operation is similar to human conversation. If several people are conversing while standing in a circle (assuming it is a non-controversial discussion between polite adults), only one person speaks at a time. When the first person finishes, someone else begins to speak and continues until he or she is also finished. If no one has anything else to say, silence falls over the group.

The same is true for Ethernet. Each node listens until the network becomes silent. Then, if a message needs to be transmitted the node broadcasts onto the Ether and the remaining nodes listen.

The more people in the circle, and the more they have to say, the greater the chance that two or more people will begin speaking simultaneously. If this happens in normal conversation, all the participants who have started speaking will stop and whoever begins to speak first will be able to say what he has to say. Two or more people may occasionally begin speaking again at the same time, in which case, they will again stop talking and, hopefully, the more gracious member of the group will wait. When a person starts talking, no one else begins until that person finishes. Delays and collisions occur in Ethernet just as they do in normal conversation. Due to the propagation delays encountered in the medium, a station may not sense network activity and begin transmitting. Once it begins, it keeps listening to the network; if it detects a collision, it aborts the transmission and waits a certain amount of time determined by a random number generator.

In any given group of people, some are naturally talkers while others are listeners. If the conversation does not concern them, the listeners are less likely to pay attention. The same is true with Ethernet stations. Some stations, such as personal computers, transmit much information and others, such as printers, do much of the receiving.

A particular station's Ethernet interface connects bit-serially through an interface to a transceiver that taps into the passive Ether. The Ethernet station, or node, broadcasts its message into the passive Ether, enabling all nodes on the network to hear it. All stations receive the message and determine if they are the desired destination. If the transmitting node's destination address matches that of the receiving node, the packet is accepted and the station digests the data. If the address does not match, the receiving node rejects the packet.

A station may use two addressing schemes when broadcasting. The first is the physical addressing scheme, whereby the transmitting station addresses one, and only one unique destination station. As long as all stations on the network are not in the promiscuous mode, only one station accepts the message.

The second adddressing scheme uses a logical address. In this operation, stations receiving the message must

determine if they are one, of possibly many, intended recipients. An example of logical addressing is one in which all printers have the same logical address. If people want to send memos via the printers, they simply set the destination as the logical address — "printers." All printers on the network then see themselves as the destination and all accept the message. In addition, a station may set itself up in a promiscuous mode. In this mode, the station accepts all incoming messages, no matter what destination address the message has.

When Xerox defined Ethernet, their intent was to define a standard that all manufacturers who wanted access to the Ether, could use. They wanted to define a rigorous standard from the onset to avoid incompatability. Universal acceptance of a standard is the very key to practical applications of local area networking. The International Standards Organization (ISO) has approved a layered protocol standard that specifies functions, as well as minimal rules for accessing these functions and for information exchange between devices on the network. This seven-layer architecture logically groups functions and provides conventions for connecting functions between layers. The model, shown in Figure 1, is called the Open Systems Interconnection (OSI) network model.




Figure 1. OSI Network Model

The bottom three layers of the OSI model include the physical, data-link control, and network layers. Hardware is based on the actual definition of the two lower layers. Specifications in these layers include the transmission medium (Ether) and how the node must interface to the Ether. The physical and data-link control layers also specify how information should be formatted for error-free transmission and reception. Each layer supports another in hierarchial fashion. In other words, layer 1 serves layer 2, layer 2 serves layer 3 and so forth. The three bottom layers differ according to network architecture. The top three layers — session, presentation, and application — are the same for all networks. The transport layer is the interfacing layer between the top three and bottom three layers.

The functions of each layer of the OSI model follow.

Physical Laver:

- Handle cables, connectors, and components
- Handle collision detection for CSMA/CD
- · Handle voltages and electrical pulses

Data Link Control Laver:

- · Make sure data is not mistaken for flags
- · Add error checking algorithms
- · Insert flags to indicate beginning and end of messages
- · Provide access methods for local area networks

Network Laver:

- Internetworking
- Send control messages to peer layers about own status
- Set up routes for packets to travel (virtual circuit)
- · May disassemble transport messages into packets and reassemble them at their destination
- Flow control
- · Recognize message priorities and send messages in proper priority order
- · Address network machines on the route through which the packets travel

Transport Laver:

- · Multiplex end-user addresses onto network
- · Monitor quality of service
- · End-to-end error detection and recovery
- Address end user machines without concern for route of message or address machines in route between end user machines
- Possible disassemble and reassemble session messages
- · Map address to names

Session Laver:

- · Send information from one task to another
- · Coordination and cooperation between end users tasks
- · Start and stop tasks
- Dialog control
- · Recovery from communication problems during a session without losing data

Presentation Layer:

- · Encoding and decoding
- Data compaction
- · Syntax transformation for character sets, text string, data display formats, graphics, file organization, data types

Application Laver:

- · Log in
- Password checks
- · Color control
- · Graphics procedures
- · Downline loading
- · Creation of charts and displays
- · File requests and file transfers

- · Remote job entry
- Computer based message systems
- Job minipulation
- Virtual terminal service
- Data-based queries, insertions, and deletions
- User specific applications (e.g. editing, word processing, electronic funds transfer, airline reservation, and transaction processing)

The LANCE, together with the SIA, Transceiver, and Coaxial cable satisfy the specifications in the bottom two layers of the ISO model. By adding the software shown in this Application Note, layers 1, 2, and 3a can be satisfied.

3.0 DEFINITION OF TERMS

DMA Capability: The ability to directly access memory or memory-mapped I/O. This includes reading, writing, and control signal generation.

Peripheral: A processing unit attached to the system bus which handles part of the processing load.

Bus Master: A CPU or DMA device that has gained control of the system bus. It can initiate data transfers on the bus by issuing an address and by driving the read/write, address strobe, and data strobe control signals.

Bus Slave: A device that decodes the address, read/write, address strobe, and data strobe control signals and responds accordingly for a read or write operation.

Bus Arbitration: In a system with more than one device capable of being the Bus Master, a bus arbitration convention must be employed to determine which device may take control of the system bus at any one time. Normally one of the Bus Master type devices is responsible for receiving and granting requests for access to the system bus.

Front End Processor: A processor microsystem, usually consisting of a microprocessor, or single-chip microcomputer, along with memory and control logic. This microsystem alleviates some of the burden placed on the main host processor. The front end processor acts as an intermediate stage of processing between the host processor and an I/O device.


Intelligent Ethernet Node: An Ethernet node that acts as a front end processor to the host processor. An intelligent Ethernet node would basically consist of microprocessor or microcomputer, memory, an Ethernet protocol device (LANCE), transceiver interface device (SIA), and the associated firmware required to implement the lower layers of the Ethernet protocol.

1-163 3-1

4.0 LANCE CHIP DESCRIPTION

The MK68590 LANCE (Local Area Network Controller for Ethernet) is a 48-pin VLSI device that simplifies interfacing a microcomputer or minicomputer to an Ethernet Local Area Network (LAN). This chip operates in a local environment that includes a closely coupled memory and microprocessor. The LANCE uses scaled N-channel MOS technology and is compatible with several popular microprocessors. It interfaces to a microprocessor bus characterized by time-multiplexed address and data lines. Typically, data transfers are 16 bits wide, but byte transfers occur if the buffer memory address boundaries are odd. The address bus is 24 bits wide.

The Ethernet packet format consists of a 64-bit preamble, a 48-bit destination address, a 48-bit source address, a 16-bit type field, and a 46- to 1500-byte data field terminated with a 32-bit CRC (cyclic redundancy check) as shown in Figures 2 and 3. The packet's variable widths accommodate both short status, command and terminal traffic packets, and long data packets to printers and disks (1024 byte disk sectors, for example). Packets are spaced a minimum of 9.6 usec apart to allow one node time enough to receive back-to-back packets.



*LAST BYTE IS START OF FRAME SYNCHRONIZATION BYTE--10101011

Figure 2. Ethernet and LANCE Packet Format




Figure 3. Ethernet and Packet Bit Transmission Sequence

The LANCE operates in a minimal configuration that requires close coupling between local memory and a processor. The local memory provides packet buffering and is a communication link between the chip and processor. During initialization, the control processor loads the starting address of the initialization block plus the operation mode into the LANCE via two control registers. The host processor talks directly to the LANCE only during this initialization as a Bus Slave peripheral. The LANCE's DMA machine, under microword control, handles all further communications.

The LANCE on-chip DMA channel provides flexibility and speed by communicating with the host, or dedicated microprocessor, through common memory locations. Buffer management is organized by a circular queue of tasks in memory called "descriptor rings" (see Figure 4). Separate descriptor rings describe transmit and receive operations. Up to 128 tasks may be queued on a descriptor ring for future execution. Each entry in a descriptor ring holds a pointer to a data memory buffer and an entry for the data buffer length. Data buffers can be chained or cascaded to handle a long packet in multiple data buffer areas. The LANCE searches the descriptor rings in a "look-ahead manner" to determine the next empty buffer for chaining buffers together or handling back-to-back packets. As each buffer is filled, an "own" bit is reset, signaling the host processor to empty this buffer.




Figure 4. LANCE Memory Management

5.0 ETHERNET NODE OVERVIEW

5.1 INTRODUCTION

The LANCE has two basic types of micro-interfaces. The first is when the LANCE acts as a peripheral to a host processor and the second is when the LANCE and a dedicated microprocessor or microcontroller work together to form an intelligent node. In the second type, all processing between the processor and the LANCE occurs on a local bus, while the entire node interfaces to the main system bus as an intelligent subsystem.

The LANCE parallel interface is designed to be an easy or "friendly" interface to several popular 16-bit microprocessors. This Application Note addresses MK68000 interface requirements, but the concepts can be applied to other microprocessors.

5.2 OPERATIONAL DESCRIPTION

The following two sections are operational descriptions of a typical intelligent Ethernet node controller design, and the Ethernet node controller design used to generate this Application Note.

5.2.1 TYPICAL ETHERNET NODE

An intelligent Ethernet node's primary function is to unburden the host processor from many networking tasks and, at the same time, reduce system bus congestion by eliminating the need for the LANCE to ever access the system bus.

A typical intelligent node performs node initialization and self tests, as well as transmitting and receiving messages. It also retains statistical records of error-causing conditions and generates time-out interrupts. These timeout interrupts are used for both memory refresh and upper-level protocol requirements.

The software of the intelligent node isolates the higher level user software from node details, such as memory refresh and the LANCE interface.

In a typical system, an intelligent Ethernet controller may be designed and placed on a separate system board. The LANCE chip permits placement of the entire Ethernet controller on a single system board because it reduces the chip count. This board would interface to a particular bus structure, i.e., the VME, Versabus™, Multibus™, etc.

The system host procesor may interface to the node processor via a dual-ported memory with the use of semiphores.

5.2.2 APPLICATION-NOTE ETHERNET NODE

The Ethernet node controller design discussed in this Application Note does not have the characteristics of a typical intelligent Ethernet controller. It was designed more as a demonstration and teaching tool. The only software written for the node is the lower level software included in the Appendix.

This design uses a total of 8K bytes of memory. A greater quantity of memory would be present in a typical intelligent Ethernet node design. This design has no memory refresh requirements since static RAMs are used instead of dynamic RAMs.

This design includes a "message send request" button that users depress to send data messages to any desired node. The push button simulates a message request that the system host processor would normally generate. The button idea is only used on the breadboard for controlled message transfer for debug and demonstration purposes.

Depressing the button interrupts the local processor and calls a message routine. This message routine generates a pseudo message and updates the transmit descriptor so proper transmission can occur. Immediately after pushing the button, users can examine the memory to verify message transmission and proper hardware and software operation. The pushbutton was felt to be the best way to demonstrate message generation.

Aside from these few differences, the Ethernet node design used in this publication is functionally the same as a typical design used in industry.

Versabus is a trademark of Motorola, Inc. Multibus is a trademark of INTEL Corp.

1-167 5-1

5.3 HARDWARE REQUIREMENTS

As the Bus Master, the LANCE has a wide 24-bit linear address space it can access directly via DMA. This 24-bit address bus interfaces directly to the MK68000's 24-bit bus. The only provision is that latches must be placed on the multiplexed address/data bus to latch up the address at the start of a read or write cycle when the LANCE is the Bus Master. Only the lower 15 bits must be latched up; the upper eight bits can be interfaced directly. When interfacing to the MK68000, BM1 and BM0 correspond to upper data strobe (UDS) and lower data strobe (LDS). Address bit A0 is not used in the basic MK68000 interface.

The basic blocks of this design include the LANCE, MK68000, memory, bus arbitration circuitry, chip select circuitry, and DTACK circuitry. Figure 5 is a block diagram of this interface.




Figure 5. 68000/68590 Block Diagram

The memory includes 8K bytes of random access memory (RAM) and 4K bytes of erasable programmable read only memory (EPROM). The EPROM contains the Ethernet node program, while the RAM is used for receive and transmit rings as well as stack area.

Section 6 — Hardware Description gives a detailed hardware description.

5.4 SOFTWARE REQUIREMENTS

The software program has three functions:

- 1. Initialize the LANCE
- 2. Perform message ring management
- 3. Keep track of the error- and flag-causing conditions.

The software acts as an intermediate stage between the higher-level software protocol of the system host processor and the lower-level protocol implemented by the LANCE. Figure 6 shows the main flow of the software.




Figure 6. Program Software Overview Flowgraph

The initialization and diagnostics are implemented upon powerup. Users may set up the diagnostics submodule to be implemented any time they desire an operational check. The two service modules — LANCE Interrupt and Message Interrupt — are both interrupt-driven.

The LANCE Interrupt service routine is called when the LANCE interrupts the local processor. The LANCE interrupts the processor when a message is received or transmitted, initialization is complete, or an error has occurred. The error- or flag-causing condition is determined by reading the Control and Status Registers zero (CSR0). The processor then either services the flag-raising condition or calls one of the statistical-keeping subroutines. It then simply reports the condition to the system processor.

It is not necessary for the LANCE to operate on an interrupt-driven basis. The processor may be programmed to periodically poll the Control and Status Registers zero (CSR0) for flag-causing conditions. This Application Note performs the function on an interrupt basis to eliminate the need for a timer.

The message interrupt service routine is called when users depress the "message request" button. The routine generates a pseudo message depending on what parameters users give it. It then writes the message into a transmit message buffer and updates the transmit message descriptor.

As stated before, the "Push-button" operation is not included in a typical Ethernet node processor, but appears here to give the reader possible suggestions on how to write required software for servicing an actual system-querated message.

5.5 SYSTEM MEMORY MAP

All software activities take place in the low end of memory. The entire program uses less than 2K bytes of memory. Figure 7 is a memory map of the space this program uses.




Figure 7. System Memory Map

Memory area from hex address \$0000 to \$03FF is reserved for vectors. The program resides in the memory space bounded by addresses \$0400 and \$1FFF. Message management memory space is between \$2000 and \$387B. This area contains the initialization block and the receive and transmit message descriptors, along with the receive and transmit buffers. The memory space between addresses \$387C and \$3FFF is the utility area. The program stack, ring management, and error flags reside here. Figure 8 gives a detailed map of the utility area.




Figure 8. Utility Area Memory Map

Memory location \$4000 is the address of the LANCE's register data port (RDP). Memory location \$4002 is the address of the LANCE's register address port (RAP).

The receive and transmit ring length, as well as their buffer sizes, are all variable. These variables may be altered by changing an equate statement at the beginning of the program. This Application Note uses eight receive descriptors and four transmit buffers. The size for both transmit and receive buffers is 256 bytes. There are twice as many receive buffers as transmit buffers because it is undesirable for the node to miss an incoming packet due to a lack of receive buffers.

5.6 UTILITY AREA DEFINITION

The utility area is composed of the following:

- 1. 68 bytes of system stack
- 2. 64 bytes of ring management variables
- 3. 32 bytes of error and status flag area
- 4. 620 bytes for message area.

The message storage area is to be used for receive message output and transmit message waiting area. A ring management stack or status area is set aside in memory to record all transmit and receive descriptor ring activity. Figure 9 gives the address location and describes the information in that memory location.

The addressing mode to access all ring management locations is "Address Register Indirect with Displacement". Base address \$38C0 is placed in register A4 upon initialization. The displacements are all defined in the equate statements at the beginning of module number one (see Software listing in the Appendix).

The ring management area has several pointers. Some point to the top and bottom of the descriptor rings. Others point to the next-descriptor to be used and the last-descriptor used. The complicated task of message management is controlled by using these pointers and other status information in the ring management area.

1-173

ADDRESS	DESCRIPTION OF CONTENTS									
38C0 38C2 38C4 38C8	RECEIVE RING LENGTH Number of entries in the receive ring TRANSMIT RING LENGTH Number of entries in the transmit ring RECEIVE RING BASE ADDRESS POINTER This points to the first receive message descriptor TRANSMIT RING BASE ADDRESS POINTER This points to the first transmit message descriptor									
38CC 38D0	RECEIVE RING BOTTOM ADDRESS POINTER This points to the last receive message descriptor TRANSMIT RING BOTTOM ADDRESS POINTER This points to the last transmit message descriptor									
38D4	LAST RECEIVE DESCRIPTOR USED POINTER This points to the last receive descriptor to be used. When the LANCE interrupts the host because of a received message, this pointer will indicate which ring corresponds to the message. If more than one buffer was required for the incoming message, than one buffer was required for the incoming message, this pointer will point to the first descriptor used.									
38D8	LAST TRANSMIT DESCRIPTOR USED POINTER This points to the last transmit descriptor turned over to the host by LANCE. When LANCE interrupts the host because it has just transmitted a message, this pointer will indicate the descriptor just used.									
38DC	NEXT TRANSMIT DESCRIPTOR TO BE USED POINTER This points to the next transmit message descriptor available for use. The "number of rings available" must be checked before the next ring is accessed. If there are "0" rings available the Next Transmit Pointer will be pointing to a ring which has not been serviced by LANCE.									
38E0	LOOPBACK MESSAGE COUNT This contains the number of bytes contained in the loopback message. This is not used in diagnostics									
38E2 38E4	TRANSMIT DESCRIPTOR COUNT number of descriptors that are available RING MANAGEMENT STATUS									
	BIT #1 "1" indicates that LANCE is in LOOPBACK Mode BIT #2 "1" indicates that the START OF PACKET bit was set before									
	BIT #3 "1" indicates that the END OF PACKET bit was set before BIT #4 "1" indicates that the program is in DIAGNOSTIC Mode BIT #5 "1" indicates that this portion of the TEST IS COMPLETE BIT #6 NOT USED BIT #7 NOT USED									
38E8 38EC	LOOPBACK TRANSMIT BUFFER ADDRESS POINTER MORE COUNTER keeps count of the number of times more than one retry was needed to transmit a packet									
38EE	ONE COUNTER keeps count of the number of times exactly one retry was needed to transmit a packet									
38F0	MESSAGE WORD used for testing and debugging									

Figure 9. Ring Management Area Description

6.0 HARDWARE DESCRIPTION

6.1 INTRODUCTION

The circuit described in this Application Note has a minimal amount of logic for interfacing the MK68000 to the LANCE. Figure 5 is a block diagram of the circuit.

The basic interface blocks consist of the following:

- 1. Chip select decode and DTACK (Data Transfer Acknowledge) generation
- 2. Address/Data bus interface
- 3. Interrupt autovector
- 4. Bus arbitration blocks.

Detailed schematics of these blocks are given in Figures 10 through 16.

6.2 CHIP SELECT DECODE CIRCUITRY

The Chip Select Decode circuit consists of five logic gates and a Bipolar Programmable Read Only Memory (PROM) as shown in Figure 10. The circuit output enables both the RAM and EPROM, as well as enabling the LANCE. When the LANCE is the Bus Slave and the MK68000 needs to access one of its control-status registers, the LANCE is enabled. As Bus Masters, either the MK68000 or the LANCE can access memory. The DTACK circuitry uses the output signals, RAM SELECT and ROM SELECT. They generate the needed DTACK and READY signals for the MK68000 and the LANCE, respectively.




Figure 10. Chip Select Decode and DTACK Circuit

Figure 11 describes chip select decoding. Since the entire addressable memory used in this circuit resides below hex address \$7FFF, address bits A15 thru A23 are not used. These address bits are all inputs to the OR-AND gate array. This array's output is active if address bits A15 through A23 are all at logic "0". The decode circuit's output enables different segments of memory. RAM HH enables high-address, high-word of RAM, while RAM HL will enable the high-address, low-word of RAM. RAM LH enables the low-address, high-word of RAM, and so forth. Figure 12 is a chip select decode PROM firmware map.




Figure 11. Chip Select Decode Description

A ₆	A ₅	A ₄	A ₃	A ₂	A	\mathbf{A}_{0}	HEX	ADD	D ₂	\mathbf{D}_{6}	D ₅	$\mathbf{D_4}$	D ₃	$\mathbf{D_2}$	D ₁	$\mathbf{D_0}$	HEX DATA	
0	1	0	0	0	0	0	2	20	1	1	1	1	0	0	1	0	F2	ROM WORD SELECT
0	1	0	0	0	0	1	2	21	1	1	1	1	1	0	1	0	F2	ROM HI BYTE SELECT
0	1	0	0	0	1	0	2	22	1	1	1	1	0	1	1	0	F6	ROM LO BYTE SELECT
0	1	0	0	0	1	1	2	23	1	1	1	1	1	1	0	0	FC	INVALID (NO SELECT)
0	1	0	0	1	0	0	2	24	1	1	1	1	0	0	1	0	F2	ROM WORD SELECT
0	1	0	0	1	0	1	2	25	1	1	1	1	1	0	1	0	FA	ROM HI BYTE SELECT
0	1	0	0	1	1	0	2	26	1	1	1	1	0	1	1	0	F6	ROM LO BYTE SELECT
0	1	0	0	1	1	1	2	27	1	1	1	1	1	1	0	0	FC	INVALID (NO SELECT)
0	1	0	1	0	0	0	2	28	1	1	0	0	1	1	0	1	CD	LOW ADDRESS/WORD SELECT
0	1	0	1	0	0	1	2	29	1	1	0	1	1	1	0	1	DD	LOW ADDRESS/HI BYTE SELECT
0	1	0	1	0	1	0	2	A.	1	1	1	0	1	1	0	1	ED	LOW ADDRESS/LO BYTE SELECT
0	1	0	1	0	1	1	2	2B	1	1	1	1	1	1	0	0	FC	INVALID (NO SELECT)
0	1	0	1	1	0	0	2	C.	0	0	1	1	1	1	0	1	3D	HI ADDRESS/WORD SELECT
0	1	0	1	1	0	1	2	D	0	1	1	1	1	1	0	1	FD	HI ADDRESS/HI BYTE SELECT
0	1	0	1	1	1	0	2	£Ε	1	0	1	1	1	1	0	1	BD	HI ADDRESS LO BYTE SELECT
0	1	0	1	1	1	1	2	₽F	1	1	1	1	1	1	9	Ü	FC	INVALID (NO SELECT)
1	X	X	Х	X	X	X			1	1	1	1	1	1	0	1	FC	INVALID (NO SELECT)
, X	X	X	X	X	X	X			1	1	1	1	1	1	0	0	FC	INVALID (NO SELECT)
	1		1		I		1		1		I		ı		ı		1	I

Figure 12. Chip Select Decode PROM Firmware

6.3 DTACK CIRCUITRY

A few logic gates and and a shift register make up the DTACK circuitry (see Figure 10). The shift register allows selectable delay time outputs to compensate for varying memory access speeds.

When the LANCE is a Bus Master, READY is an asynchronous acknowledgement from the DTACK circuit that memory will accept data in a WRITE cycle, or that memory has put data on the Data/Address lines in a read cycle.

As a Bus Slave, the LANCE asserts $\overline{\text{READY}}$ when it has put data on the Data/Address lines during a READ cycle or, is about to take data off the Data/Address lines during a WRITE cycle. Ready is a response to Data Address Strobe ($\overline{\text{DAS}}$) and is negated after $\overline{\text{DAS}}$ is negated. The separate $\overline{\text{DTACK}}$ signals are wire ORed with the $\overline{\text{READY}}$ signal from the LANCE. In this manner, the $\overline{\text{READY}}$ signal can be either an input or output. When the LANCE is the Bus Master, the $\overline{\text{DTACK}}$ input on the MK68000 is in the high impedance state.

6.4 ADDRESS/DATA BUS INTERFACE

Figures 13 and 14 are schematics of address and data bus interfacing. The interfacing is very straightforward. The data bus is connected directly between the MK68000, the LANCE, and memory. Address bits A16 through A23 are connected up directly between the LANCE and the MK68000. Since the LANCE has a multiplexed Address/Data bus, tri-state latches must be placed on the DAL lines. These latches store the address during the beginning of a read or write cycle when the LANCE is a Bus Master. HLDA enables the output of the latches, this occurs only when the LANCE is a Bus Master.




Figure 13. MK68000-Memory Interface Circuit




Figure 14. Address/Data Bus Interface Circuit

6.5 INTERRUPT CIRCUITRY

The interrupt circuitry, as shown in Figure 15, handles incoming interrupts to the MK68000, and also handles the interrupt acknowledgement scheme. This circuit has two interrupt sources. One can come from the LANCE, the other can come from a push button on the breadboard. The push button informs the MK68000 that a message is ready to be transmitted.




Figure 15. Interrupt and Auto Vector Circuit

6.6 AUTOVECTORING CIRCUIT

Interrupts in this program are handled with autovectoring. The interrupt from the LANCE is set to interrupt level six, and the interrupt that represents a "message ready to be transferred" from the system host is set at interrupt level five. Level seven interrupt is the nonmaskable interrupt, and is not used in this circuit.

Upon an interrupt, the MK68000 responds with binary "111" at the Function Code Output (FC0-2). This is decoded and Valid Peripheral Acknowledge (VPA) is generated from it, which tells the MK68000 to autovector (see the MK68000 Users Manual for more details on autovectoring).

6.7 BUS ARBITRATION CIRCUIT

The Bus Arbitration circuit, as shown in Figure 16, generates the necessary control and handshake signals needed for the LANCE to take control of the bus. The MK68000 has three handshake signals for bus arbitration, while the LANCE has only two. When the LANCE requires control of the bus, it asserts HOLD. The MK68000 returns a Bus Grant (BG) signal. BG along with DTACK and AS generate hold acknowledge HLDA and Bus grant acknowledge (BGACK). DTACK and AS are needed to verify that the previous cycle is over before the LANCE takes control of the bus. A timing diagram of the bus arbitration process is shown in Figure 17.




Figure 16. Bus Arbitration Circuit




Figure 17. Bus Arbitration Timing

6-7

6.8 SIA-LANCE INTERCONNECT

Users must carefully plan the interconnect layout between SIA, the LANCE, and the output connector to the transceiver. The SIA is a very fast ECL interface device. It has an internal voltage controlled oscillator (VCO) that generates a 40 MHz clock from which internal timing is derived. This device is very susceptible to noise. For this reason, the proximity of the SIA to the LANCE and output connector is important. Very close coupling between all filter and terminating devices is required. They must be mounted directly adjacent to the SIA pins in printed circuit boards and must be attached directly to the socket pin in a breadboard situation.

Only low-profile sockets should be used for the SIA in a breadboard situation. ZIP-DIPs, or high-profile sockets result in an environment too noisy for the fast communication rates these devices generate.

Decoupling is also very important when building a breadboard or laying out a PC board. The Ground and V_{CC} pins (Pins 1 and 48) of the LANCE should be decoupled to reduce noise possibilities. These capacitors should be attached directly to the socket pins in a breadboard situation. Figure 18 gives suggested filter values to be used on the SIA.




Figure 18. SIA Filter Values

7.0. SOFTWARE DESCRIPTION

7.1 INTRODUCTION

The software needed to generate a basic interface between the LANCE and the MK68000 is described in three different formats: a written description of the step-by-step process, flow charts of the individual submodules, and a printout of the actual assembly code. The assembly code appears in Appendices A, B, and C.

Users should read the software description along with studying the flow charts and assembly code. This triple reinforcement should make it easier to comprehend software requirements.

The software has four basic modules, as shown in the memory map of Figure 19. They include: Initialization & Diagnostics, LANCE Interrupt, Message Interrupt, and Status Module.




Figure 19. Software Memory Map

7-1

7.2 INITIALIZATION & DIAGNOSTICS SOFTWARE MODULE

7.2.1 INTRODUCTION

The Initialization & Diagnostics Module, as shown in Figure 20, contains six submodules:

- 1. Clear
- 2. Block-Move
- 3. Receive Ring Initialization
- 4. Transmit Ring Initialize
- 5. Diagnostics
- 6. Normal Initialize.

The diagnostics portion is actually a subroutine. Diagnostics may be performed at any time by simpling calling this subroutine.

In addition to these six submodules are two subroutines: Control and status Register Initialization Subroutine, and the Cyclic Redundancy Check Subroutine.




Figure 20. Initialization Software Module [LANCE. INITIAL]

7.2.2 CLEAR SUBMODULE

Upon powerup, the MK68000 (also referred to as the local host, or host) addresses the reset vector location \$0000 that holds the address of the start of the program. The starting address of the Clear Submodule, shown in Figure 21, is at location \$400.




Figure 21. Clear Submodule [LANCE. INITIAL. CLEAR]

The program's first action is to reset the LANCE and other peripherals on the local system bus. Next, it clears out the address and data registers, sets the interrupt mask, loads the interrupt autovectors and both system and ring-management stack locations. The ring management area starting address is stored in Address Register A4. Following this action, the host clears all data held in the ring status register.

7.2.3 BLOCK-MOVE SUBMODULE

Once the registers have all been cleared, the processor's next task is to move the LANCE's initialization block into memory where the LANCE can access it. Information also must be extracted from the initialization block which allows the software to determine the base addresses of the transmit and receive descriptor rings and their respective lengths. These operations take place in the "Block-Move" submodule described by the flowchart in Figure 22.




Figure 22. Block-Move Submodule [LANCE, INITIAL. BLKMOVE]

The LANCE buffer management information is set up as equates. Equates define the following information:

- 1. Starting address of the initialization block
- 2. Displacement needed between the initialization block's starting address to the receiver and transmit descriptors' starting address
- 3. Number of transmit and receive buffers desired
- 4. Desired buffer size.

By altering one or more equate statements, any of these buffer management areas may be relocated in memory.

This software routine makes all calculations needed to initialize the receive and transmit descriptors. The only limitation is that all receive descriptors must be in a contiguous block of memory. The same holds true for transmit descriptors. The buffers for the receive and transmit operation may be placed anywhere throughout the memory by specifying a buffer displacement from the descriptor's starting address (see Figure 23).




Figure 23. Buffer Displacement Diagram

7-5

This design was chosen to give the program more flexibility. The same piece of software can be used, independent of buffer number, size, and location.

Information is stripped by the block-move submodule from the initialization block source and transferred to the LANCE shared memory. If the source is EPROM, the initialization block is identical upon each powerup. If the source is downloaded from the main host, the initialization block may vary from one powerup sequence to the next. The software in this Application Note was written so the initialization block, receive and transmit descriptors, and the receive and transmit buffers are all in contiguous memory.

The "Block-Move" submodule also strips the receive and transmit ring lengths as it moves the initialization block into memory. It stores the values to be used in memory allocation calculations in the receive and transmit ring initialization routines. It also extracts mode information and sets the corresponding bits in the ring management status register. In addition, it also copies, reformats for MK68000 compatability, and stores the receive and transmit ring base address for later use.

In this software design, the receive and transmit descriptor base addresses are predetermined and the program generates the buffer addresses from ring length information. The software also could have been structured to give only ring length information. The program would then determine ring and buffer locations. Another structure may have all address information pre-calculated without any calculations necessary upon initialization, although this structure would not allow flexible ring management. The structure depends on the application desired.

7.2.4 RECEIVE RING INITIALIZATION SUBMODULE

Once the entire initialization block is moved into the share memory, the "Block-Move" submodule is complete and the "Receive Ring Initialization" submodule begins. This submodule initializes all receive ring descriptors by generating Receive Descriptors 0 through 3 (RMD0, RMD1, RMD2, & RMD3), as shown in Figure 24. It generates each descriptor's respective buffer address by displacing it with the buffer length and displacement.

For example, if 256-byte buffers are required and the receive descriptor has a starting address of hex \$5000 and a buffer displacement of hex \$1000, users would first add the buffer displacement to the starting address of the descriptors. This would give a receive buffer starting address of hex \$6000. Therefore, the buffer address of receive buffer number 1 would be \$6000. Receive buffer number 2 would have a starting address of \$6100, Receive number 3 would have a starting address of \$6200 and so on, each displaced 256 bytes, or one buffer length from the previous buffer. Once the descriptor is initialized, ownership of it is given to the LANCE to be used when an incoming message is received.

7-6 **1-188**




Figure 24. Receive Ring Initialization Submodule [LANCE. INITIAL. RRINGINIT]

7.2.5 TRANSMIT RING INITIALIZATION SUBMODULE

When all receive ring descriptors are initialized, the program proceeds into the "Transmit Ring Initialization" submodule shown in Figure 25. This submodule initializes the transmit descriptors in much the same way it initializes the receive descriptors, with the exception that the host retains ownership of the transmit descriptors. They are used during message transmission. This submodule also generates the 2's complement of the byte count (BCNT) and places it in the address specified for TMD2.




Figure 25. Transmit Ring Initialization Submodule [LANCE. INITIAL. TRINGINIT]

1-191

7-9

7.2.6 DIAGNOSTIC SUBROUTINE

At this point in the program, the initialization block is in memory, which the LANCE can access. The receive and transmit rings are initialized. A diagnostic routine now needs to be run to determine if the LANCE and associated hardware are operating properly. (See Figures 26 and 27.) This is done by placing the LANCE in four different loopback modes:

- 1. Internal loopback with transmit CRC enabled
- 2. Internal loopback with transmit CRC disabled
- 3. Internal loopback with transmit CRC enabled and the collision force bit set.
- 4. External loopback.




Figure 26. Diagnostics' Subroutine [LANCE. INITIAL. DIAG]




Figure 27. Loopback Diagnostic Test Routine

To test the LANCE, a test message must be generated and placed in the first transmit buffer. In addition, the first transmit descriptor must be initialized.

The test data message created in this program is 28 bytes long. The test message is all hex A's, which is alternating binary 1's and 0's. The maximum amount of data that can be transmitted in loopback mode, whether external or internal, is 32 bytes. With transmit CRC enabled, a 28-byte message is transmitted but, the actual message size is 32 bytes because the LANCE tags four bytes of hardware CRC upon transmission. The transmit length constraint is due to the size limitation of the LANCE's SILO.

In this Application Note, the loopback date size is 28 bytes for all four tests.

After the message is generated, a CRC is generated by calling the software CRC subroutine described in Section 7.2.6.1. In all but the second loopback test, the LANCE's transmit CRC is enabled (bit 3 of the mode is set for transmit CRC disable). When the transmit CRC is disabled, a software CRC is generated and transmitted with the message. For the remaining loopback tests, the LANCE generates the CRC code in hardware and tags it on the end of the transmitted message. This hardware-generated CRC is then compared to the software CRC to assure proper operation of the LANCE.

The CRC generation is followed by initialization of the transmit descriptor. The buffer byte count (BCNT) of 28 is written into transmit message descriptor 2 (TMD2). The start and end of packet bits, as well as the own bit are set in transmit message descriptor 1 (TMD1). Following this descriptor initialization, the mode is set to: promiscuous, internal loopback, with the "disable transmit CRC" bit set to "0".

As described before, with transmit CRC enabled, a CRC is generated for the outgoing message, but is not checked for the incoming message. This is because the LANCE has only one CRC device. The device can generate the CRC or check the CRC, but not concurrently. Verification of proper CRC occurs in the Receive Interrupt submodule, described later.

The final step in each loopback test is an initialization of the LANCE's control and status registers (CSRINIT subroutine call). The CSRINIT subroutine initializes the control and status registers which effectively starts the LANCE. These subroutine steps are summarized in Section 7.2.6.2.

Once the CSRINIT subroutine has executed, the LANCE initializes itself. The program stays in a loop, waiting for completion of this part of the loopback test. This is indicated when a test-complete bit is set in the ring management status register. Once one portion of the loopback test has completed, the next portion begins.

The steps taken after the CSR initialization subroutine is called include:

- 1. The LANCE is initialized by calling [CSRINIT].
- 2. The LANCE requests the bus and makes DMA cycles. It reads the entire initialization block.
- The LANCE polls the receive and transmit rings to check for ownership (see MK68590 LANCE Technical Manual for a more detailed description of polling routines.)
- 4. Finding that it owns the transmit ring, it enters its transmit DMA routine.
- Once it has completed its transmission, it immediately starts to DMA the message it concurrently received into the receive buffer.
- 6. The LANCE then interrupts the MK68000 to notify it that a transmission and reception has occurred.
- 7. The program vectors off to service the interrupt routine. During the exception processing routine, the application-dependent status subroutines are called if an error flag is found.
- Once all exception processing is complete, the test done bit is set and a return from the exception processing occurs.
- The "test-done" bit is constantly checked. Once set, the program continues normal execution, turning off the LANCE and proceeding to the next portion of the diagnostics.

When loopback test number one is complete, the second loopback test proceeds in a similar manner as the first. The only difference between loopback tests is the mode. For clarity, this test is repeated four times in the software rather than tightening the code by inserting four loops.

If the diagnostics detects problems with the LANCE, the status subroutines report the errors by setting a status bit in memory. This Application Note does not deal with error handling, since it is application-dependent and out

of the real of this document.

After all four loopback tests have completed, the LANCE is initialized for normal operation.

7.2.6.1 CRC CODE SOFTWARE GENERATION

Before the descriptor initialization, a CRC subroutine, is called to generate a 32-bit cycle redundancy check code (CRC) to be added at the end of the message (see Figure 28).

Since all hex A's is the predetermined data in the message, the CRC can also be predetermined. If the test message differed for each test, an actual rigorus software CRC subroutine would have to be designed. But, in this case, the CRC subroutine simply writes \$B1109280 out to the message buffer. This data is the CRC code for the 28-byte test message.




Figure 28. Cycle Redundancy Check Generation Subroutine [CRCGEN]

7.2.6.2 CONTROL AND STATUS REGISTER INITIALIZATION SUBROUTINE

The Control and Status register initialization subroutine is shown in Figure 29. The first step is to move the initialization starting address into the LANCE's Control and Status registers. The low order bits <00:15 > are placed in CSR1, and the high order bits <16:23 > are placed in CSR2. Next, the LANCE is made compatible to the hardware interface by setting BSWP = 1, ACON = 1, and BCON = 0 in CSR3. Finally, a \$0043 is written into CSR0, which sets the Interrupt Enable, the Start and Initialize bits. Immediately following this last write, the LANCE starts its initialization procedure by requesting the bus and completing 12 DMA cycles. Each DMA cycle corresponds by moving one word of the initialization block into its internal registers.

1-195 7-13




Figure 29. Control and Status Register Initialization Subroutine [CSRINIT]

Once the DMA cycles are complete, the LANCE interrupts to notify the host of completed initialization. If the Interrupt Enable bit in CSR0 is not set, the LANCE does not interrupt the host, but rather, waits for the host to poll its Control and Status register.

Next, a polling routine is begun to determine which receive and transmit descriptors are owned by LANCE. When a LANCE-owned receive ring is found, that result is stored and polling continues to locate a relinquished transmit ring. The CSR initialization submodule is complete when the final CSR0 takes place. The program then returns from this subroutine.

7.2.7 NORMAL-OPERATION INITIALIZATION

After the diagnostics are complete, the normal-operation initialization occurs. This submodule is shown in Figure 30. The predefined mode in the program initialization block is moved into the LANCE's initialization block. The mode information is checked to determine if the desired mode is a loopback mode. If it is, the ring management status register is set up accordingly. The LANCE is then restarted by calling the control and status register initialization subroutine, CSRINIT.




Figure 30. Normal Operation Initialization Submodule [LANCE. INITIAL. NORM]

After the Normal-Operation Initialization, the initialization software module is complete and stays in a wait loop. The program is completely interrupt-driven from this point on and only moves out of the wait loop when an interrupt occurs.

7.3 LANCE INTERRUPT EXCEPTION SOFTWARE MODULE

7.3.1 INTRODUCTION

The LANCE Interrupt Exception Module has basically four submodules. They are:

- 1. Interrupt Error Determination Submodule
- 2. Transmit Interrupt Handling Submodule
- 3. Receive Interrupt Handling Submodule
- 4. Initialization Done Interrupt Handling Submodule

Figure 31 depicts the flow of the Exception Software Module. The LANCE Interrupt Exception Software Module, also referred to as the LANCE Interrupt Routine, is called when the LANCE interrupts the host processor. The LANCE interrupts the host if a message has been transmitted or received, the LANCE has finished its initialization routine, or an error has occurred.




Figure 31. LANCE Exception Processing Module [LEXCEPT]

The LANCE interrupt is hardware set at level 6; the second highest priority. The only higher priority is level seven, that of the nonmaskable interrupt. When the LANCE interrupts the MK68000, it autovectors to memory location \$800.

The first action the MK68000 takes is to get the LANCE's status from CSR0. This status helps determine what caused the interrupt. The error bit is the first bit checked. If this bit is not set, the Transmit Interrupt bit is checked to see if a transmitted message caused the interrupt. If an error did cause the interrupt, the software determines the type of error and the routine proceeds to the transmit interrupt check. Once the transmit bit is checked, the receive bit is checked in the same manner. Finally the Initialization Done bit is checked and the program returns to the waiting loop.

All flag-causing conditions are serviced and the error-causing conditions call application-dependent service subroutines. For the purposes of this Application Note, these error service routines simply set certain bits in memory that correspond to the error. The programmer may then examine memory for errors.

7.3.2 INTERRUPT ERROR DETERMINATION SUBMODULE

The first task in this submodule, as shown in Figure 32, is to save the registers. Information in the data and address registers is placed on the stack to be retrieved after exception processing. Next, status information in the Control and Status Register zero (CSR0) is moved into one of the MK68000's registers. Following this, all flags set in CSR0 and the Interrupt Enable bit are cleared. This occurs by clearing bit 6 (Interrupt Enable bit) in the register containing a copy of CSR0, and writing this copy back into CSR0. Since the flags are all cleared by writing a "1" in their bit location, all flags set in CSR0 are cleared. The Error bit in CSR0 clears itself after all the individual error flags are cleared. The interrupt enable bit is cleared by writing a "0" in its bit location. The LANCE's interrupt capabilities are disabled because it is not desirable to have another interrupt occur while the present interrupt from the LANCE is being serviced.

7-18 **1-200**




Figure 32. Interrupt Error Determination Submodule [LANCE. LEXCEPT. ERROR]

The Error Summary bit is the first status bit to be checked. If this bit is not set, no error-causing conditions are present and the individual error bits need not be checked. The Transmit Interrupt bit is checked next to see if it is set.

If the Error Summary bit is set, each individual error bit is checked. If any are set, an error-handling subroutine is called to report or service the error. Again, as stated before, these are application-dependent subroutines. The user can implement error handling routines to suit system requirements.

When it is determined whether an error caused the interrupt, the Transmit Interrupt bit is checked. Since more than one condition can cause the interrupt, all bits must be checked. The interrupt pin is simply an OR of the interrupt-causing conditions. If another interrupt occurs after the interrupt pin is asserted, another transition on the interrupt pin will not occur.

7.3.3 TRANSMIT INTERRUPT HANDLING SUBMODULE

If the Transmit Interrupt bit is set, the Transmit Interrupt Handling Submodule is executed (see Figure 33). First, the address pointer to the last transmit descriptor ring is retrieved from the ring management area. This address is incremented by two bytes so it points to the transmit status (TMD1). Next, the transmit status is moved into a MK68000 register. The "More" bit is checked to see if more than one transmission attempts were required. If so, the More counter in the ring management area is updated. The "One" bit is then checked to see if it took exactly one attempt to transmit the message. If so, the One counter is updated in a similar manner.




Figure 33. Transmit Interrupt Handling Submodule [LANCE. LEXCEPT. XMIT]

Next, the Transmit Error bit is tested to see if a transmission error occurred. As with the Interrupt Error bit in CSR0, if this bit is not set, it is not necessary to check each individual error bit, but if this Error Summary bit is set, the program does check each individual error bit. It checks the errors in the following order: retry error, loss of carrier error, late collision error, underflow error, and finally the buffer error. If any of these errors have occurred, the error handling subroutines are called to report and/or service the error-causing conditions.

If the transmission error summary bit is not set, the program checks to see if the LANCE is in the loopback mode. If this is true, a copy of the starting address of the transmit buffer is saved so the data in this buffer can be compared against data in the loopbacked message just received. This comparison indicates loopback mode status.

If the LANCE is in the loopback mode, the pointer to the last transmit descriptor is not incremented. This is because the descriptor buffer must not be available for additional messages until data in the transmit buffer is compared to that in the receive message buffer. This comparison occurs in the Receive Interrupt Handling Submodule of the module that is presently executing. At this time, the Last Transmit Descriptor pointer is updated.

In all other cases, before this submodule is complete, the last descriptor address pointer is updated to point to the next available descriptor. When the last descriptor address is updated, the present address pointed to must be compared with the bottom of the ring.

If the pointer is pointing to the bottom of the ring, it must not be simply incremented but, the address of the top of the ring must be placed in the pointer register. Once the Transmit Interrupt Handling Submodule is complete, the Receive Interrupt bit is checked in the CSR0 status.

7.3.4 RECEIVE INTERRUPT HANDLING SUBMODULE

The Receive Interrupt Handling Submodule, shown in Figure 34, is the most complicated piece of software in this program because it must handle loopback messages differently from a normal received message.

Two loopback situations can occur: One can occur during the diagnostic routine, and the other is the normal condition loopback. The latter loopback happens when the programmer desires to have external or internal loopback as a normal operating mode. This would most likely be the case during debut and system integration.

7-22 **1-204**




Figure 34. Receive Interrupt Handling Submodule [LANCE. LEXCEPT. RVCR]

If during CSR0 status checking the Receive Interrupt bit is set, the Receive Interrupt Handling Submodule is executed. The first step is to check the status of the receive message descriptor that the LANCE has turned over to the host by retrieving the Receive Descriptor pointer from the ring management area. Next, receive message descriptor number one (RMD1) is moved into one of the 68000's registers and the Receive Error Summary bit is checked. If this bit is set, the individual error bits are checked to see which error, or combination of errors, caused the error summary bit to be set. Error bits are checked in the following order: frame error, CRC error, overflow error, and buffer error.

If the Error Summary bit is not set, and LANCE is in the loopback mode, the loopback routine is executed (see Figure 35). The loopback routine is still part of the receive interrupt routine, but is listed separately for clarity.




Figure 35. Loopback Service Routine [LANCE. LEXCEPT. RVCR. LOOPBACK]

7.3.4.1 LOOPBACK HANDLING ROUTINE

The first step in this routine is to check the received message length, which must be equal to the message sent, plus four bytes if transmit CRC is enabled. This is done by checking MCNT against the transmit message word (MLENGTH). The transmit message word length is in the ring management area (see Ring Management). The size of the transmit message is moved into MLENGTH when loopback occurs during the diagnostics.

In normal operation with the application breadboard, an arbitrary message size can be written into DLENGTH, followed by pushing the message interrupt button, and a message of that data size is transmitted.

If the message sizes do not match, an error subroutine is called. Next the packet check is made. In loopback mode, transmit data chaining cannot occur and the maximum received message size is 36 bytes. The receive buffers are larger than 36 bytes and since there must be only one packet per message, the start- and end-of-packet bits must be set. If both are not set, an error routine is called.

After the packet check, the receive and transmit buffer starting addresses are retrieved. The receive buffer address is taken from the receive descriptor, while the transmit buffer address is taken out of LOOPXADD from the Ring Management Area. LOOPXADD is moved into the Ring Management Area during the transmit interrupt routine. By using these addresses, the transmit and receive message data can be compared to verify proper transmission and reception. If any part of the message has been altered, an error subroutine is called.

When the entire message has been compared, the program checks if it is in the diagnostic mode. As stated previously, a software CRC is generated for the test message, and is compared to LANCE's hardware CRC. If any of the two do not match, an error subroutine is called. This comparison is only performed during diagnostics. If the program is in loopback, but not in diagnostics, this part of the routine is omitted.

After all comparisons are made, the transmit descriptor pointer is updated. The transmit descriptor pointer is not updated in the transmit interrupt routine because the descriptor points to the transmit buffer needed for the loop-back data comparison. If the transmit buffer is made available before the data comparison, the buffer might be written over, thus invalidating the comparison.

7.3.4.2 RECEIVE INTERRUPT NORMAL OPERATION

If no errors are detected, and the LANCE is not in loopback, the receive interrupt routine proceeds normally. A packet check then searches for any errors with the start-of-packet and end-of-packet bits (see Figure 36). The ring management status register contains information on the status of these bits. A receive message coming in with the start-of-packet bit set and the end-of-packet bit not set indicates that more than one buffer contains the message. In this situation, the start-of-packet bit is set in the ring management status register. If the following descriptor contains another start-of-packet bit, an error flag is set since an end-of-packet has not been detected between the two start-of-packets. If the end-of-packet bit is set in the descriptor, the whole packet is received and the status register is set accordingly. The same holds true for two end-of-packets detected sequentially. If two end-of-packets are detected, without a start-of-packet in between them, an error flag is raised. These error flags call application-dependent subroutines to service the error.

7-26 **1-208**




Figure 36. Packet Status Discrepancy Check Routine [LANCE. LEXCEPT. RCVR. PACKCHECK]

Once the packet check is complete, the received message is moved to an output device or to another memory location. Once moved, this layer of software no longer handles the message, instead the upper level software takes over. The upper level reformats the message and combines messages by sequence number as well as routing them to their final destination.

In this Application Note, the message is simply moved to another memory block. This can be accomplished effectively by changing the receive buffer starting address in the receive message descriptor to the address of an empty memory block. Then the used buffer address can be passed on to the next software layer. The same holds for transmitted messages. If the number of messages exceeds the number of available buffers, the host either rejects the last message and waits for a free buffer or moves the message into an empty memory block. When a descriptor is free, the host then changes the transmit buffer address in the descriptor.

The message is moved from the message buffer into the output memory a word at a time. Each time a word is moved, a count of the message length is decremented and checked to see if any messages still need to be transferred. Once the entire message is out of the buffer, the ring management area is updated by moving the last receive descriptor pointer to the next descriptor to be used by the LANCE. The LANCE again owns the buffer.

The start bit in the ring management area undergoes a final check. A set bit indicates that this receive buffer was only one of several buffers needed for the full message. If more buffers are associated with this message, a jump back to the beginning of the receive interrupt routine is made and the routine is executed again until the entire message is processed. If the start bit is not set, this was the only buffer needed for the message, thus, the routine is completed.

7.3.5 INITIALIZATION DONE INTERRUPT HANDLING SUBMODULE

The final submodule of the LANCE interrupt processing routine, shown in Figure 37, is the Initialization Done Interrupt Handling Submodule. This submodule determines if the host was interrupted because the LANCE had just completed initialization. CSR0 is checked to see if the IDON bit is set. If so, a flag-raising routine is called.




Figure 37. Initialization Done Interrupt Handling Submodule [LANCE. LEXCEPT. IDON]

The diagnostic bit in the ring management register is then checked. If the LANCE is in the diagnostic routine, the test done bit is set. The test done bit indicates a message has been loopbacked and checked and the next portion of the diagnostics may begin. This bit is checked after both a completed interrupt service routine and a Return From Exception.

At this point, all of the LANCE's interrupting conditions have been checked and serviced. During the exception processing, the LANCE's interrupting capabilities are disabled because another interrupt from the LANCE should not be performed while the first one is being serviced. Since servicing is complete the Interrupt Enable bit can again be set again in CSR0.

The module is concluded by moving the contents of the old registers off the stack and back into the register locations. A Return From Exception is then executed.

7.4 MESSAGE INTERRUPT SOFTWARE MODULE

The Message Interrupt Software Module, shown in Figure 38, is the routine that services the "push-button" message generator used in Aplication Note's hypothetical design. This push button is used for demonstration and debugging. The software description is included in this Application Note because the service routine is general enough to be adapted to any type of interrupt. The source of the interrupt may be anything, such as another processor controlling a terminal, a file server, or, as in this case, a push-button switch.

1-211 7-29




Figure 38. Message Interrupt Software Module [LANCE. MESSAGE]

There is, however, one major difference between this module and one used in real life. In addition to servicing the transmit message, this module also generates the message.

This module's basic function is to fill up as many transmit buffers as needed for the outgoing message, and to set the status information in the message descriptor accordingly.

The message interrupt is hardware set at interrupt level 5. Upon interrupt, the processor autovectors to memory location \$0800, the location of this module.

The software first saves the contents of the old registers and then clears the registers for use. Next, the message data length is retrieved from DLENGTH in the Ring Management Area. This message data length is manually written into before the message button is depressed.

Next, the Descriptor Count is checked for available transmit buffers. If none are available, an error subroutine is called, which sets an error bit in the status area, and the routine is over. If a buffer is available, the descriptor count is decremented and the Next Descriptor Ring address is moved into a register from the Ring Management Area. The Next Transmit Descriptor points to the descriptor of the next transmit buffer. The transmit buffer address is then moved in from the descriptor and reformatted for MK68000 compatability.

A message data word is then generated. The message consists of byte values ranging from zero to the hex value specified by DLENGTH. In other words, if the value \$20 is written into DLENGTH and a message is generated, it consists of 32 bytes. The value of the first byte is \$00, the second, \$01, the third, \$03, the 32nd, \$1F, and so forth.

Each time a data word is generated, the transmit buffer address is incremented along with the buffer and message counts. The buffer count records how many bytes have been moved into the present transmit buffer. If the transmit message length exceeds the buffer size, more then one transmit buffer is used. The message count keeps track of the number of generated message words. If this amount equals DLENGTH, the message generation part of this module is complete.

If the transmit buffer is full, and more data words need to be generated, the transmit descriptor for that buffer is updated, and the rest of the message is placed in the next available transmit message buffer. In this case, the first transmit descriptor has the start-of-packet bit set, but the end-of-packet bit is not set. Figure 39 shows a flow chart of the transmit descriptor update submodule.

Once the entire message has been moved into the message buffer, or buffers, the last transmit descriptor is updated with the status information, along with a 2's complement of the number of bytes placed in its buffer. Finally, the old registers are retrieved, and a Return From Exception is executed.

1-213 7-31




Figure 39. Transmit Ring Update Submodule [MESSAGE. XMIT RING UPDATE]

8.0 APPENDICES

Appendix A (paragraph 8.1) presents the initialization assembly code. Appendix B (paragraph 8.2) provides the LANCE interrupt assembly code. Appendix C (paragraph 8.3) addresses the message interrupt assembly code.

8.1 APPENDIX A, INITIALIZATION ASSEMBLY CODE

The following pages provide a listing of the initialization assembly code.

T 4	0.7		_							
1	S Location	varue	Sour	ce						
2	-									
3	-									
-	-									
4 5	-			*****						
_	-			*********						•
6 7			**							**
8	-			ODULE NAME:	TATEM T AT					**
9	-		**	OUULE NAME:	INITIAL.					**
10				UTHOR: JIM F	OMP A TAIR					**
11			**	ornok: Jim F	JNIAINE					**
12				ROGRAM: LANCE						**
13			**	ROOKAII. EARCE						**
14	-		** T	ATEST REVISION	I DATE: IA	NUARY 20.19	187			**
15	-		**		· Dilla: Sit	HURKI 20,12	,04			**
16			****	*****	*****	******	******	******	******	
17	-		**							**
18	-		** D	ESCRIPTION:	THIS MODULE	WILL INTE	ALTZE TH	T ETHERNET	r NODE	**
19				ND MAKE IT OPI						**
20					HEY ARE: CL					**
21			-	IAG, AND NORM		Danie, Danie	u, mino.	inii, ikii	WINTI,	, **
22				HE CLEAR SUBMO		S OUT THE L	JORKING DI	CTCTEDS	DECETO	c **
23				HE SYSTEM, DI					KESET.	**
24				OCATIONS. THE					CTON	**
25	-			LOCK FROM PRO						OR **
26	-			ANCE'S INITIAL						
27				HE RECEIVE ME						
28	-			NITIALIZES THE						**
29				IAGNOSTIC SUB						**
30				OOPBACK ROUTIN						**
31				ND ADDITIONAL						**
32				NITIALIZES THE						**
33	Ō		**							**
34	0		****	*****	*****	*****	*****	******	*****	***
35	0		****	*****	*****	*****	*****	*****	*****	****+
36	0									
37	0									
38	0		****	*****	*****	*****	*****	**		
39	0		*					*		
40	0		*	EC	UATE TABLE			*		
41	0		*		•			*		
42	0		****	*****	*****	*****	*****	*		
43	0									
44	0			XREF	DATINTR					
45	0			XREF	LANINTR					
46	0									
47	0		*	DESCRIPTOR RIM	IG STACK ALI	LOCATION	*			
48	0									
49										
50		00000000	RLEN		\$00		;38C0	RECEIVER	RING I	LENGTH
51	0	00000002	TLEN	EQU	\$02		;38C2	TRANSMIT	RING I	LENGTH

UNITED TECHNOLOGIES MOSTEK 68000 Assembler V1.4 Site 99994 MOSTEK INITIAL.A68

Line Stocation Value Source							
35 0 00000000							
54							
55 0							
56 00000014							
57 0 00000018							
58 0000001C							
59 0							
60 0 00000024 TRINGCRI EQU \$22 \$38E2 NIMBER OF TRANSMIT RINGS AVAILABLE TO USE 61 0 00000024 NINGSTAT EQU \$28 \$38E8 ADDRESS OF LOOPBACK BUFFER 63 0 00000022 ONE EQU \$22 \$38E8 ADDRESS OF LOOPBACK BUFFER 7 NING COUNT OF "ONE" FLAGS 64 0 00000022 ONE EQU \$22 \$38E8 ADDRESS OF LOOPBACK BUFFER 7 NINGS AVAILABLE TO USE							
61 0 00000028							
62 0 00000028 LOOPEADD EQU \$28 ;38E8 ADDRESS OF LOOPEACK BUFFER 63 0 0000002C MORE EQU \$2C ;38EC RINING COUNT OF "MORE" FLAGS 64 0 0000002E ONE EQU \$2E ;38EC RINING COUNT OF "MORE" FLAGS 65 0 00000038 MLENGTH EQU \$34 ;38F0 SERIEM MESSAGE DATA SIZE 66 0 00000038 MLENGTH EQU \$38 ;38F4 TOTAL LENGTH OF TRANSMITTED MESSAGE 67 0 00000000 BUFLEN EQU \$1000 ;TRANSMIT & RECEIVE BUFFER LENGTH 69 0 00000000 RBUFDIS EQU \$1020 ;TRANSMIT & RECEIVE BUFFER LENGTH 70 0 00001020 TBUFDIS EQU \$1020 ;TRANSMIT & RECEIVE BUFFER LENGTH 71 0 72 0 73 0 74 0 ** MEMORY MAP LOCATIONS ** 75 0 76 0 77 0 000038C0 RINGSTK EQU \$38C0 ;MIT BUFFER DISPLACEMENT FROM THE DESCRIPT RING 78 0 000038C0 RINGSTK EQU \$38C0 ;MIT & RUCR USERS STACK BASE ADDRESS 79 0 000038C0 RINGSTK EQU \$38C0 ;MIT & RUCR USERS STACK BASE ADDRESS 80 0 00000000 PADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 83 0 00000000 PADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 84 0 00000000 PADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 85 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 00000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 00000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 00000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> 86 0 0000000 LADR2 EQU \$0000 ;PIN'SICAL ADDRESS CO:15> \$00000 ;PIN'SICAL ADDRESS CO:15>							
63 0 0000002C MORE EQU \$2C 38EC RINING COUNT OF "NORE" FLACS 64 0 0000002E NORE EQU \$2E 38EE RINING COUNT OF "NORE" FLACS 65 0 00000034 DLENGTH EQU \$34 38F0 DESIRED MESSAGE DATA SIZE 66 0 00000038 MILENCTH EQU \$38 38F4 TOTAL LENGTH OF TRANSMITTED MESSAGE 67 0							
64 0 00000024							
65 0 00000034 DLENCTH EQU \$34 38FO DESTRED MESSAGE DATA SIZE	63 0)	0000002C	MORE	EQU	\$2C	
GEO 00000038 MLENCTH EQU \$38 \$3874 TOTAL LENGTH OF TRANSMITTED MESSAGE	64 0)		ONE	EQU	\$2E	
68 0 0000100 BUFLEN EQU \$0100 ;TRANSMIT & RECEIVE BUFFER LENCTH 69 0 0000060 RBUFDIS EQU \$0060 ;RECEIVE BUFFER DISPLACEMENT FROM DESCRIPT. RING 70 0 0001020 TBUFDIS EQU \$1020 ;XMIT BUFFER DISPLACEMENT FROM THE DESCRIPT RING 71 0							
68 0 00000100 BUFLEN EQU \$0100 ;TRANSMIT & RECEIVE BUFFER LENCTH 69 0 00000060 RBUFDIS EQU \$0060 ;RECEIVER BUFFER DISPLACEMENT FROM DESCRIPT. RING 70 0 00001020 TBUFDIS EQU \$1020 ;XMIT BUFFER DISPLACEMENT FROM DESCRIPT RING 71 0 72 0 73 0 74 0			00000038	MLENGTH	EQU	\$38	;38F4 TOTAL LENGTH OF TRANSMITTED MESSAGE
69 0 00000060 RBUPDIS EQU \$0060 ;RECEIVER BUFFER DISPLACEMENT FROM DESCRIPT. RING 70 0 00001020 TBUFDIS EQU \$1020 ;XMIT BUFFER DISPLACEMENT FROM THE DESCRIPT RING 71 0 72 0 73 0 74 0 * MEMORY MAP LOCATIONS * 75 0 76 0 77 0 0000200 TADR EQU \$2000 ;LANCES INITIALIZATION BLOCK BASE ADDRESS 78 0 0000387C STACK EQU \$387C ;STACK BASE ADDRESS 79 0 000038C0 RINGSTK EQU \$38CO ;XMIT & RVCR USERS STACK BASE ADDRESS 80 0 00000044 MODE EQU \$0044 ;ETHERNET MODE 82 0 00000044 MODE EQU \$0004 ;PHYSICAL ADDRESS <0:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <0:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <0:15> 85 0 0000000 LADR2 EQU \$0000 ;PHYSICAL ADDRESS <0:15> 86 0 00000000 LADR2 EQU \$0000 ;DICCICAL ADDRESS <0:15> 86 0 00000000 LADR2 EQU \$0000 ;LOCICAL ADDRESS <0:15> 87 0 00000000 LADR2 EQU \$0000 ;LOCICAL ADDRESS <0:15> 88 0 00000000 LADR4 EQU \$0000 ;LOCICAL ADDRESS <0:15> 89 0 00002018 RDRA1 EQU \$0000 ;LOCICAL ADDRESS <0:15> 90 0 0000000 RDRA2 EQU \$0000 ;LOCICAL ADDRESS <0:15> 90 0 0000000 RDRA2 EQU \$0000 ;LOCICAL ADDRESS <0:15> 90 0 0000000 RDRA2 EQU \$0000 ;LOCICAL ADDRESS <0:15> 91 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <0:15> 92 0 00004000 RDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <0:15> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <0:15> 92 0 00004000 RDRA2 EQU \$4000 ;LANCE'S REGISTER ADDRESS <0:15> 93 0 00004000 RDRA2 EQU \$4000 ;LANCE'S REGISTER ADDRESS <0:15> 94 0 00004002 RAP EQU \$4000 ;LANCE'S REGISTER ADDRESS <0:15> 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 96 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 97 0 00000000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 97 0 00000000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 97 0 000000000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 98 0 00000000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <0:23> 99 0 000000000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT AD	67 0)					
70 0 00001020 TBUFDIS EQU \$1020 ;XMIT BUFFER DISPLACEMENT FROM THE DESCRIPT RING 71 0 72 0 73 0 74 0	68 C)		BUFLEN	EQU	\$0100	;TRANSMIT & RECEIVE BUFFER LENGTH
71 0 72 0 73 0 74 0	69 C)	00000060	RBUFDIS	EQU	\$0060	; RECEIVER BUFFER DISPLACEMENT FROM DESCRIPT. RING
72 0 73 0 74 0	70 C)	00001020	TBUFDIS	EQU	\$1020	;XMIT BUFFER DISPLACEMENT FROM THE DESCRIPT RING
73 0 74 0	71 C)					
74 0	72 C)					
75 0 76 0 77 0 00002000 IADR EQU \$2000 ;LANCES INITIALIZATION BLOCK BASE ADDRESS 78 0 0000387C STACK EQU \$387C ;STACK BASE ADDRESS 79 0 000038C RINGSTK EQU \$38CO ;XMIT & RVCR USERS STACK BASE ADDRESS 80 0 81 0 0000004 MODE EQU \$0044 ;ETHERNET MODE 82 0 00000004 PADR1 EQU \$0004 ;PHYSICAL ADDRESS <00:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <00:15> 84 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <32:47> 85 0 0000000 LADR1 EQU \$0000 ;PHYSICAL ADDRESS <32:47> 85 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 87 0 0000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 88 0 0000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <00:15> 89 0 00002018 RDRA1 EQU \$0000 ;LOGICAL ADDRESS <01:47> 89 0 00002018 RDRA1 EQU \$2018 ;RRCEIVE DESCRIPTOR ADDRESS <01:53> 90 0 00006000 RDRA2 EQU \$0000 ;RCEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$4000 ;RCEIVE DESCRIPTOR ADDRESS <01:23> 91 0 00002058 TDRA1 EQU \$2058 ;RRCEIVE DESCRIPTOR ADDRESS <01:23> 91 0 00004000 RDR 2 EQU \$4000 ;TANSMIT DESCRIPTOR ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER ADDRESS PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER ADDRESS PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER ADDRESS PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER ADDRESS PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS <01:23> 91 0 00004000 RDP EQU \$4000 ;ADDRESS OF CONTROL-STATUS REGISTER O	73 C)					
76 0 77 0 00002000	74 C)		* MEMOR	RY MAP LOC	CATIONS *	
77 0 0000200C	75 C)					
78 0 0000387C STACK EQU \$387C ;STACK BASE ADDRESS 79 0 000038CO RINGSTK EQU \$38CO ;XMIT & RVCR USERS STACK BASE ADDRESS 80 0 81 0 0000004 MODE EQU \$0004 82 0 00000004 PADR1 EQU \$0004 ;PHYSICAL ADDRESS <00:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <32:47> 85 0 0000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <32:47> 85 0 0000000 LADR1 EQU \$0000 ;PHYSICAL ADDRESS <0:15> 86 0 00000000 LADR2 EQU \$0000 ;PHYSICAL ADDRESS <0:15> 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <0:15> 88 0 0000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <16:31> 89 0 0000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <16:31> 89 0 0000000 RDRA1 EQU \$0000 ;LOGICAL ADDRESS <0:15> 90 0 00006000 RDRA2 EQU \$0000 ;LOGICAL ADDRESS <0:15> 91 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <0:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <0:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <0:15> 93 0	76 C)					
79	77 C)	00002000	IADR	EQU	\$2000	; LANCES INITIALIZATION BLOCK BASE ADDRESS
80 0 81 0 00000044 MODE EQU \$0044 ;ETHERNET MODE 82 0 00000004 PADR1 EQU \$0000 ;PHYSICAL ADDRESS <00:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 85 0 00000008 LADR1 EQU \$0008 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <12:47> 88 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <12:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <12:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <16:31> 89 0 00002018 RDRA1 EQU \$0000 ;RRCEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$0000 ;RCEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER ADDRESS PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER ADDRESS PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;LADRESS REGISTER DATA PORT ADDRESS <95 0 00004000 RDP EQU \$4000 ;ADDRESS OF CONTROL-STATUS REGISTER O	78 C)	0000387C	STACK	EQU	\$387C	STACK BASE ADDRESS
81 0 00000044 MODE EQU \$0044 ;ETHERNET MODE 82 0 00000004 PADRI EQU \$0004 ;PHYSICAL ADDRESS \$(00:15) 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS \$(16:31) 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS \$(32:47) 85 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS \$(32:47) 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS \$(32:47) 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS \$(16:31) 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS \$(32:47) 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS \$(32:47) 89 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS \$(32:47) 89 0 00000000 RDRA1 EQU \$0000 ;LOGICAL ADDRESS \$(48:63) 89 0 00000000 RDRA2 EQU \$0000 ;RECEIVE DESCRIPTOR ADDRESS \$(00:15) 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS \$(01:23) 91 0 00002058 TDRA1 EQU \$0000 ;TRANSMIT DESCRIPTOR ADDRESS \$(01:23) 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS \$(16:23) 93 0	79 C)	000038C0	RINGSTK	EQU	\$38C0	XMIT & RVCR USERS STACK BASE ADDRESS
82 0 00000004 PADR1 EQU \$0004 ;PHYSICAL ADDRESS <00:15> 83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <32:47> 85 0 00000008 LADR1 EQU \$0008 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <32:47> 89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 91 0 00002058 TDRA1 EQU \$2058 ;RECEIVE DESCRIPTOR ADDRESS <16:23> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	80 0)					
83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 85 0 00000008 LADR1 EQU \$0008 ;LOGICAL ADDRESS <32:47> 85 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <16:31> 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <16:31> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <48:63> 89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <48:63> 90 0 00006000 RDRA2 EQU \$6000 ;RCEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	81 0)	00000044	MODE	EQU	\$0044	;ETHERNET MODE
83 0 00000000 PADR2 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 84 0 00000000 PADR3 EQU \$0000 ;PHYSICAL ADDRESS <16:31> 85 0 00000008 LADR1 EQU \$0008 ;LOGICAL ADDRESS <32:47> 85 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <16:31> 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <16:31> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <48:63> 89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <48:63> 90 0 00006000 RDRA2 EQU \$6000 ;RCEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	82 0)	00000004	PADR1	EQU	\$0004	;PHYSICAL ADDRESS <00:15>
85 0 00000008 LADR1 EQU \$0008 ;LOGICAL ADDRESS <00:15> 86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <16:31> 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <48:63> 89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	83 0)	00000000	PADR2	EQU	\$0000	
86 0 00000000 LADR2 EQU \$0000 ;LOGICAL ADDRESS <16:31> 87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <00:15> 90 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	84 0)	00000000	PADR3	EQU	\$0000	;PHYSICAL ADDRESS <32:47>
87 0 00000000 LADR3 EQU \$0000 ;LOGICAL ADDRESS <32:47> 88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <32:47> 89 0 00002018 RDRA1 EQU \$0000 ;LOGICAL ADDRESS <48:63> 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 93 0	85 0)	80000000	LADR1	EQU	\$0008	;LOGICAL ADDRESS <00:15>
88 0 00000000 LADR4 EQU \$0000 ;LOGICAL ADDRESS <48:63> 89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	86 0)	00000000	LADR2	EQU	\$0000	;LOGICAL ADDRESS <16:31>
89 0 00002018 RDRA1 EQU \$2018 ;RECEIVE DESCRIPTOR ADDRESS <00:15> 90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	87 C)	00000000	LADR3	EQU	\$0000	;LOGICAL ADDRESS <32:47>
90 0 00006000 RDRA2 EQU \$6000 ;RECEIVE DESCRIPTOR ADDRESS <16:23> 91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0	88 0)	00000000	LADR4	EQU	\$0000	;LOGICAL ADDRESS <48:63>
91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <01:23> 93 0 94 0 00004002 RAP EQU \$4002 ;LANCE'S REGISTER ADDRESS PORT ADDRESS 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0	89 0)	00002018	RDRA1	EQU	\$2018	; RECEIVE DESCRIPTOR ADDRESS <00:15>
91 0 00002058 TDRA1 EQU \$2058 ;TRANSMIT DESCRIPTOR ADDRESS <00:15> 92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0 94 0 00004002 RAP EQU \$4002 ;LANCE'S REGISTER ADDRESS PORT ADDRESS 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0 98 0 * KEYWORD VALUE EQUATES * 99 0 100 0 101 0 00000000 CSR0 EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0	90 0)	00006000	RDRA2	EQU	\$6000	RECEIVE DESCRIPTOR ADDRESS <16:23>
92 0 00004000 TDRA2 EQU \$4000 ;TRANSMIT DESCRIPTOR ADDRESS <16:23> 93 0 94 0 00004002 RAP EQU \$4002 ;LANCE'S REGISTER ADDRESS PORT ADDRESS 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0 98 0 * KEYWORD VALUE EQUATES * 99 0 100 0 101 0 0000000 CSR0 EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER O				TDRA1	EQU	\$2058	:TRANSMIT DESCRIPTOR ADDRESS <00:15>
93 0 94 0 00004002 RAP EQU \$4002 ;LANCE'S REGISTER ADDRESS PORT ADDRESS 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0 98 0 * KEYWORD VALUE EQUATES * 99 0 100 0 101 0 00000000 CSR0 EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0				TDRA2	EQU	\$4000	:TRANSMIT DESCRIPTOR ADDRESS <16:23>
94 0 0004002 RAP EQU \$4002 ;LANCE'S REGISTER ADDRESS PORT ADDRESS 95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0 98 0 * KEYWORD VALUE EQUATES * 99 0 100 0 101 0 00000000 CSR0 EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0							,
95 0 00004000 RDP EQU \$4000 ;LANCE'S REGISTER DATA PORT ADDRESS 96 0 97 0 98 0			00004002	RAP	EQU	\$4002	;LANCE'S REGISTER ADDRESS PORT ADDRESS
96 0 97 0 98 0					•		
97 0 98 0			>.000		•	•	•
98 0							
99 0 100 0 101 0 00000000 CSRO EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0				* KEYWO	ORD VALUE	EOUATES *	
100 0 101 0 00000000 CSRO EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0							
101 0 00000000 CSRO EQU \$00 ;ADDRESS OF CONTROL-STATUS REGISTER 0							
			00000000	CSR0	EOU	\$00	;ADDRESS OF CONTROL-STATUS REGISTER 0

Line :	6 Location	Value	Source							
103)	00000002	CSR2	EQU	\$02		: ADDRESS	OF CONTROL-STATUS	REGISTER	2
104)	00000003	CSR3	EQU	\$03			OF CONTROL-STATUS		
105			00110	-40	*		,			
106			* WORD	VALUE DE	FINITION	*				
107			WORD	VILLOU DE						
108										
109				VDEE	RAP					
				XDEF						
110				XDEF	RDP					
111				******	aana					
112				XDEF	CSR0					
113				XDEF	CSR1					
114				XDEF	CSR2					
115				XDEF	CSR3					
116										
117				XDEF	RLEN					
118				XDEF	TLEN					
119)			XDEF	RRNGBASE					
120				XDEF	TRNGBASE					
121)			XDEF	RRNGBOT					
122)			XDEF	TRNGBOT					
123)			XDEF	LASTRRNG					
124)			XDEF	LASTTRNG					
125)			XDEF	NEXTTRNG					
126				XDEF	LOOPMCNT					
127				XDEF	TRINGCNT					
128				XDEF	RINGSTAT					
129				XDEF	MORE					
130				XDEF	ONE					
131				XDEF	LOOPXADD					
132				XDEF	DLENGTH					
133				XDEF						
					TBUFLEN					
134				XDEF	MLENGTH					
135										
136				XDEF	DIAG					
137 ()									
138		00000400		ORG	\$400					
139										
140			*******	*****	MAIN PROGRA	M ******	******	***		
141										
142										
143				******	*****	*****	*******			
144			*					*		
145			* IN	NITIAL.CL	EAR			*		
146			* 11	NITIALIZE	MK68000 AN	D CLEAR REG	GISTERS	*		
147			*					*		
148			******	*****	*****	*****	******	****		
149										
150										
151										
152	00000400	46FC2700	CLEAR	MOVE.W	#\$2700,SR		SET UP ST	TATUS REGISTER		
153	00000404			RESET	,		RESET THE			

	Location	Value	Source								
154			***								
155			***	CLEAR	ALL	DATA	REGISTER	S *:	**		
156	00000406	4000		OT D		ъ0				OT 13 4 D	OVER DAMA DEC DO
157 158	00000406			CLR.		DO D1					OUT DATA REG DO OUT DATA REG D1
159	00000408			CLR		D2					OUT DATA REG DI
160	0000040A			CLR		D2 D3					OUT DATA REG DZ
161	0000040C			CLR		D4					OUT DATA REG D3
162	0000040E			CLR.		D4 D5					OUT DATA REG D5
163	00000410			CLR		D6					OUT DATA REG D6
164	00000414			CLR.		D7					OUT DATA REG D7
165	00000414	1207		OLIK		υ,				CLLILL	OUT BILLY ADD D.
166			***	CLEAR	ADDRE	'SS 1	REGISTERS	ΔΩ Δ1	ND .	44	***
167				OLLIAN	ADDIG		MOIDIBRD	110 11		11-1	
168	00000416	2040		MOVE	7. L	DO . A	0			CLEAR	ADDRESS REG AO
169	00000418	2240		MOVE		DO ,A					ADDRESS REG A1
170	0000041A	2440		MOVE		DO ,A2					ADDRESS REG A2
171	0000041C	2640		MOVE		DO , A					ADDRESS REG A3
172	0000041E	2840		MOVE		DO , A					ADDRESS REG A4
173						,					
174			***	DEFINE	STACE	AND	INTERRUPT	VECT	OR :	LOCAT	IONS ***
175											
176											
177	00000420	207 C00000078		MOVE	3.L	#\$78	,A0		1	DEFIN	E VECTOR FOR "LANCE" INTERRUPT
178	00000426	20BCFFFFFFFF		MOVE	I.L	#LAN	INTR,(A0)		1	MOVE	VECTOR LOCATION TO LOCATION \$78
179	0000042C	207C00000074		MOVE	3.L	#\$74	, A0		1	DEFIN	E VECTOR FOR "DATA FOR XMIT" INTERRUPT
180		20BCFFFFFFFF		MOVE	E.L	#DAT	INTR,(A0)		1	MOVE '	VECTOR LOCATION TO LOCATION \$74
181		287C000038C0		MOVE	3.L	#RING	GSTK,A4]	MOVE :	RING STACK LOCATION TO REGISTER A4
182	0000043E	207C0000387C		MOVE	I.L	#STAG	CK,AO				STACK LOCATION TO AO
183	00000444			MOVE	I.L	AO,US					STACK LOCATION TO USER STACK POINTER
184	00000446			MOVE			00,SR				P MASK IN STATUS REGISTER
185	0000044A			MOVE			OOPXADD(A4				OUT LOOP ADDRESS ON STACK
186	0000044E			MOVE			INGSTAT(A4)			OUT RING STATUS
187	00000452			MOVE			NE(A4)				OUT THE ONE'S COUNTER
188	00000456			MOVE			ORE(A4)				OUT THE MORE'S COUNTER
189	0000045A	39400020		MOVE	5.W	DO,LO	OOPMCNT(A4)		CLEAR	OUT THE MESSAGE COUNT
190							*****				*****
191 192			*****	*****	****	****	*****	****	***	****	*
192			*	THEMT	AT DIE	MOUE					*
193			*	INITIA			TION BLOCK				*
195			*	MOVE	FNIII	LIZA	IION BLOCK				*
196					*****	****	*****		+++	+++++	
197			^^^^		•						***************************************
198											
	0000045#	207C0000071C		MOVE	7 1	#PROC	GIADR,AO			CET S	TARTING ADDRESS OF PROGRAM INIT. BLOCK
		227C00002000		MOVE		#IADI					TARTING ADDRESS OF PROGRAM INIT. BLOCK
201	55000-04	22.300002000		HOVE			,			OE1 3	IMILIO INDICESO OF LANCE INII. BLUCK
	0000046A	2290	RETURN	MOVE	E.L	(AO)	,(A1)		1	MOVE	LONG WORD OF PROG BLOCK INTO LANCE BLOCK
203	0000046C			CMP		#15,1					F WE ARE UP TO ADDRESS IADR <23:00>+20 (OCT)
204	00000470			BGT	-	COUN					BRANCH TO COUNT = 16

	Location		Source	400	#0/ +0	THE PROPERTY AND PLOCK ADDRESS BY A
205	00000474		INCREM	ADD	#04,A0	INCREMENT THE PROGRAM INIT BLOCK ADDRESS BY 4
206	00000476			ADD ADD	#04,A1	INCREMENT THE LANCE INIT BLOCK ADDRESS IN A1 BY 4
207	00000478				#04,D4	INCREMENT COUNTER BY 4
208	0000047A		001111m1 (BRA	RETURN	GO BACK AND LOAD THE NEXT LONG WORD
209		0C040010	COUNT16		#16,D4	SEE IF THE COUNT IS EQUAL TO 16
210	00000480	66000030		BNE	COUNT 20	IF NOT BRANCH TO COUNT = 20
211			*** RE		a terramic all are impar	***
212			AAA KE	SEIVE RIN	G LENGTH CALCULATION	***
213		2010		MOVE .L	(AO),DO	MOVE RECEIVE RING ADDRESS AND LENGTH TO DO
214	00000484			ROL.W	#3,D0	MOVE RECEIVE KING ADDRESS AND DESCRIPTION OF LONG WORD
215	00000486			MOVE . B	DO,D1	SAVE A COPY OF CODED RECEIVER RING LENGTH IN REG D1
216	00000488			ANDI .B	#\$07.D1	CLEAR OUT EVERYTHING EXCEPT FOR THE LENGTH
217 218	0000048A	02010007		MOVEQ	#01,D5	LOAD REG DI WITH 1 FOR CALC. RING LENGTH
219		04010001	NXTPOWER		#01,D3	DECREMENT LENGTH COUNT
219	00000490		NATIOWER	BLT.S	CALCDONE	IF COUNTER IS LESS THAT "O" CALCULATION IS FINISHED
220		CAFC0002		MULU	#2.D5	MULTIPLY BY 2 TO CALCULATE POWER
221				BRA.S	NXTPOWER	CALCULATE NEXT POWER OF 2
222	0000049A	60F4		DICH • 5	NATIONEK	CALCULATE NEXT FOWER OF 2
223	0000049C	2005	CALCDONE	MOVE U	D5,RLEN(A4)	MOVE RECEIVER LENGTH OUT ONTO THE RING STACK
225	0000049C		CALCOUND	ROR.W	#3,D0	MOVE THE WORD BACK INTO ORIGINAL POSISION
225		024000FF		ANDI.W	#\$00FF.D0	CLEAR OUT THE STATUS FOR THE ADDRESS WORD
227	000004A0			SWAP	DO	REFORMAT THE WORDS FOR 68000 COMPATABILITY
228		29400004		MOVE .L	DO,RRNGBASE(A4)	PUT RECEIVE DESCRIPTOR BASE ADDRESS ON RING STACK
229		29400014		MOVE .L	DO, LASTRRNG(A4)	PUT RVCR DESCRIPTOR BASE ADDRESS IN LAST RVCR RING SPOT
230	000004AA			MOVE . L	DO, A5	SAVE A COPY OF THE RVCR RING BASE ADD. IN REG A5
231	000004AE			BRA	INCREM	GO INCREMENT THE REGISTERS
232	00000480	0002		DICA	INCIGII	O INOMINAL IN MOTORES
233			*** TR	ANSMIT RI	NG LENGTH CALCULATION	***
234						
235	000004B2	2010	COUNT 20	MOVE.L	(AO),DO	MOVE TRANSMIT RING ADDRESS AND LENGTH TO DO
236	000004B4			ROL.W	#3,D0	MOVE XMIT LENGTH TO LOWER BYTE OF LONG WORD
237	000004B6			MOVE . B	DO, D1	MAKE A COPY OF CODED XMIT RING LENGTH IN REG D1
238		02010007		ANDI.B	#\$07.D1	CLEAR OUT EVERYTHING EXCEPT FOR THE LENGTH
239					• •	
240	000004BC	7C01		MOVEO	#01,D6	LOAD REG D1 WITH 1 FOR CALC. RING LENGTH
241	000004BE	04010001	NXPOWER	SUBI.B	#01.D1	DECREMENT LENGTH COUNT
242	000004C2			BLT.S	CALCDNE	IF COUNTER IS LESS THAT "O" CALCULATION IS FINISHED
243		CCFC0002		MULU	#2,D6	MULTIPLY BY 2 TO CALCULATE POWER
244	000004C8	60F4		BRA . S	NXPOWER	CALCULATE NEXT POWER OF 2
245						
246	000004CA	39460002	CALCDNE	MOVE.W	D6,TLEN(A4)	MOVE XMIT LENGTH OUT ONTO THE RING STACK
247	000004CE	39460022		MOVE .W	D6, TRINGCNT(A4)	MOVE XMIT RING COUNT OUT TO "COUNTER STACK LOCATION
248	000004D2			ROR .W	#3,D0	MOVE THE WORD BACK INTO ORIGINAL POSITION
249	000004D4	024000FF		ANDI W	#\$00FF,D0	CLEAR THE STATUS OUT OF THE ADDRESS WORD
250	000004D8	4840		SWAP	DO	REFORMAT THE WORDS FOR 68000 COMPATABILITY
251	000004DA	29400008		MOVE.L	DO, TRNGBASE(A4)	PUT XMIT DESCRIPTOR BASE ADDRESS ON RING STACK
252	000004DE	2940001C		MOVE.L	DO, NEXTTRNG(A4)	PUT XMIT DESCRIPTOR BASE ADD IN NEXT RING SPOT
253	000004E2	29400018		MOVE.L	DO,LASTTRNG(A4)	PUT A COPY OF XMIT DESCR. ADD. IN LAST RING SPOT
254	000004E6	2C40		MOVE .L	DO,A6	SAVE A COPY OF THE BASE ADDRESS IN REG A6
255						

	Location	Value	Source	e		
256						
257				******	******	**********
258			*			*
25 9				INITIAL.RRI	NGINIT	*
260				INITIALIZE '	THE RECEIVE MESSAG	E DESCRIPTOR RINGS *
261			*			*
262			*****	*****	******	**********
263						
264			***	GENERATE RI	MDO, AND RMD1 **	*
265						
266	000004E8	220D		MOVE.L	A5,D1	GET COPY OF RVCR RING BASE ADD. AND PUT IT IN D1
267	000004EA	068100000060		ADD.L	#RBUFDIS,D1	GENERATE RECEIVE BUFFER ADDRESS BY ADDING DISPLACEMENT
268	000004F0	2401		MOVE.L	D1,D2	COPY
269	000004F2	600A		BRA.S	FIRSTRCV	GO INITIALIZE FIRST RECEIVE RING
270						
271	000004F4	588D	NEXTRE	RNG ADDQ.L	#\$04,A5	GENERATE NEXT ADDRESS OF MESSAGE DESCRIPTOR
272	000004F6	068200000100		ADDI.L	#BUFLEN.D2	INCREMENT THE BUFFER DISPLACEMENT WITH BUFFER LENGTH
273	000004FC			MOVE.L	D2,D1	
274		008180000000	FIRST	RCV ORI.L	#\$80000000,D1	SET OWN BIT IN DESCRIPTOR WORD
275	00000504		TIRDI	SWAP	D1	MAKE WORDS COMPATABILITY WITH 68000 FORMAT
276	00000504			MOVE . L	D1,(A5)	MOVE LONG WORD INTO DESCRIPTOR RING ADDRESS
277	00000000	ZAUI		FIOVE • E	DI,(KJ)	MOVE LONG WORD INTO DESCRIPTOR RING RESIDES
278			***	CENTED ATTE DI	MD2 AND RMD3 **	•
279			***	GENERALE K	MD2, AND RMD3 **	•
	00000500	500m		4000 7	#401 45	OWNERS AND ADDRESS OF DESCRIPTION HOND
280	00000508			ADDQ . L	#\$04,A5	GENERATE NEXT ADDRESS OF DESCRIPTOR WORD
281		203C00000100		MOVE.L	#BUFLEN,DO	GET RING BUFFER LENGTH
282	00000510			EORI.W	#\$FFFF,DO	GET 2'S COMPLEMENT BY EXCLUSIVE ORING AND,
283	00000514			ADDI.W	#\$01,D0	ADDING 1 TO THE RESULT. THIS GIVES BYTE COUNT
284	00000518			SWAP	DO	MAKE WORDS CAMPATABILITY WITH 68000 FORMAT
285	0000051A	2A80		MOVE - L	DO,(A5)	MOVE LONG WORD TO MESSAGE DESCRIPTOR 2 AND 3
286						
287			***	GENERATE N	EXT RECEIVE DESCRI	PTOR RING ***
288						
289	0000051C	04050001		SUBI.B	#\$01,D5	DECREMENT THE RECEIVER RING COUNT
290	00000520	66D2		BNE.S	NEXTRRNG	IF THERE IS STILL ANOTHER RING LEFT, GO INIT. IT
291	00000522			SUBQ.L	#\$04.A5	OR, POINT BACK TO THE BEGINING OF THE ADDRESS
292	00000524			MOVE . L	A5,RRNGBOT(A4)	MOVE IT OUT ONTO THE RING STACK
293					,	
294			*****	******	******	***********
295			*			*
296				INITIAL.TRI	CINIT	*
297			-			GE DESCRIPTOR RINGS *
298			*	INITIALIZE .	THE TRANSPILL PESSA	GE DESCRIFIOR KINGS "

299			****	****		*********
300				OTHER AND ME	MDO AND TMD1 **	.
301			***	GENERALE TI	MDO, AND TMD1 **	^
302	00000533	2202		MONTE	A6 D1	CET VALTE DINC DACE ADDRESS AND DUT IT IN DI
303	00000528			MOVE . L	A6,D1	GET XMIT RING BASE ADDRESS AND PUT IT IN DI
304		068100001020		ADD.L	#TBUFDIS,D1	GENERATE XMIT BUFFER ADDRESS BY ADDING DISPLACEMENT
305	00000530			MOVE L	D1,D2	COPY IT
306	00000532	DUUA		BRA.S	FIRSTXM	GO GENERATE FIRST TRANSMIT RING

357

```
Line S Location Value
                               Source
307
 308
      00000534 588E
                               NXTTRNG
                                        ADDQ.L #$04,A6
                                                                       GENERATE NEXT ADDRESS OF MESSAGE DESCRIPTOR
      00000536 068200000100
                                        ADDI.L
                                                 #BUFLEN.D2
 310
      0000053C 2202
                                        MOVE.L
                                                 D2,D1
 311
      0000053E 4841
                               FIRSTXM SWAP
                                                 D1
 312
       00000540 2C81
                                        MOVE.L
                                                D1.(A6)
                                                                       MOVE LONG WORD INTO DESCRIPTOR RING ADDRESS
 313
 314
                                      GENERATE TMD2, AND TMD3
 315
 316
      00000542 588E
                                        ADDQ . L
                                                 #$04.A6
                                                                       GENERATE NEXT ADDRESS OF DESCRIPTOR WORD
 317
      00000544 203C00000100
                                        MOVE . L
                                                #BUFLEN,DO
                                                                       GET RING BUFFER LENGTH
 318
      0000054A 0A40FFFF
                                        EORI.W
                                                 #SFFFF.DO
                                                                       GET 2'S COMPLEMENT BY EXCLUSIVE ORING AND.
                                                                       ADDING 1 TO THE RESULT. THIS GIVES BYTE COUNT
 319
       0000054E 06400001
                                        ADDI.W
                                                 #$01.D0
 320
      00000552 4840
                                        SWAP
                                                 DO
                                                                       REFORMAT FOR 68000 COMPATABILITY
                                                                       MOVE LONG WORD TO MESSAGE DESCRIPTOR 2 AND 3
 321
       00000554 2C80
                                        MOVE . L
                                                DO,(A6)
 322
 323
                                     GENERATE NEXT TRANSMIT DESCRIPTOR RING ***
 324
 325
      00000556 04060001
                                        SUBI.B
                                                #$01,D6
                                                                       DECREMENT THE MESSAGE RING COUNT
 326
       0000055A 66D8
                                        BNE.S
                                                 NXTTRNG
                                                                       IF THERE IS STILL ANOTHER RING LEFT, GO INIT. IT
 327
       0000055C 598E
                                        SUBO.L
                                                 #$04.A6
                                                                       POINT BACK TO THE BEGINNING OF THE ADDRESS
 328
       0000055E 294E0010
                                        MOVE.L
                                                A6.TRNGBOT(A4)
                                                                       GO MOVE IT OUT ONTO THE STACK
 329
 330
                               ** CALL DIAGNOSTICS ROUTINE **
 331
 332
      00000562 4EB90000059A
                                        JSR
                                                 DIAG
                                                                       CALL DIAGNOSTICS SUBROUTINE
 333
 334
 335
                               **********************
 336
 337
                                      INITIAL.NORM
 338
                                      INITIALIZES FOR NORMAL OPERATION
 339
                               ****************
 340
 341
 342
                                     SET UP FOR NORMAL OPERATION ***
 343
 344
      00000568 207C0000071C
                                        MOVE.L
                                                 #PROGIADR.AO
                                                                       GET STARTING ADDRESS OF PROGRAM INIT. BLOCK
 345
      0000056E 2290
                                        MOVE . L
                                                (A0),(A1)
                                                                       MOVE MODE INFORMATION INTO INIT BLOCK
 346
 347
                                   LOOPBACK CHECKING *
 348
      00000570 397C00000024
                                        MOVE . W
                                                 #0,RINGSTAT(A4)
                                                                       CLEAR OUTRING STATUS REGISTER
                                        MOVE.W
 349
      00000576 3010
                                                 (AO),DO
                                                                       GET MODE INFORMATION AND PUT IN REG DO
 350
      00000578 08000002
                                        BTST
                                                 #02.DO
                                                                       SEE IF WE ARE IN LOOPBACK MODE
 351
      0000057C 6712
                                        BEQ.S
                                                 GOINIT
                                                                       IF NOT GO INITIALIZE THE CSR REGISTERS
 352
      0000057E 08EC00010024
                                        BSET.B
                                                 #01,RINGSTAT(A4)
                                                                       IF SO, SET THE LOOP STATUS BIT
 353
      00000584 08000006
                                        BTST
                                                 #06,D0
                                                                       SEE IF WE ARE IN INTERNAL LOOPBACK
                                                 COINIT
                                                                       IF NOT, GO INITIALIZE THE CSR REGISTERS
 354
      00000588 6706
                                        BEQ.S
 355
      0000058A 08EC00000024
                                        BSET.B
                                                 #00 RINGSTAT(A4)
                                                                       IF SO. SET THE INTERNAL LOOP STATUS BIT
                                                                       GO START UP THE LANCE
 356
      00000590 4EB9000006CC
                               GOINIT
                                       JSR
                                                 CSRINIT
```

Line S	Location	Value	Source				
358	00000596		WAIT	NOP		WATT HE	RE UNTIL AN INTERRUPT OCCURS
359	00000598			BRA	WAIT	WAIT SO	
360		***************************************		Diu.	******		
361							
362							
363			******	******	******	******	*****
364			*				*
365				NITIAL.DI	AC		*
366					NOSTIC ROUTINE		*
367			*	ANCE DIAG	MOSIIC ROUTINE		 •
368				*******	******		*****
369			*********				
370			*** D1	ACMOSTEC	MESSAGE GENERATION	***	
371			~~~ Di	AGNOSTIC	MESSAGE GENERATION	***	
371	0000059A	A281	DIAG	CLR.L	D1	CIEAD	UT REGISTER D1
373	0000059C		DIAG	CLR.L	D2		UT REGISTER D2
374		227 C00002000		MOVE.L			TIALIZATION STARTING ADDRESS
375		08EC00040024			#IADR,A1		
375 376	000005A4	08EC00040024		BSET.B	#04,RINGSTAT(A4)	SET DIA	GNOSTIC BIT IN STATUS REG
377	00000544	08EC00010024		naum n	#01 PTNOGRAM(A/)	onm .mu	TOOD OWNER DAW
378		08EC00010024		BSET . B	#01,RINGSTAT(A4)		LOOP STATUS BIT
379	00000380	U6ECUUUUUU24		BSET.B	#00,RINGSTAT(A4)	SET THE	INTERNAL LOOP STATUS BIT
380	00000586	206C001C		MONE I	>TTI Y TOTAL O	OPP VALT	M DING DAGE ADDRESS
381				MOVE.L	NEXTTRNG(A4),A0		T RING BASE ADDRESS
382	000005BA			MOVE.L	(AO),D3		T BUFFER BASE ADDRESS
		024300FF		ANDI.W	#\$00FF,D3		TATUS OUT OF WORD
383	000005C0			MOVE.L	D3,D5		COPY OF IT
384	000005C2			SWAP	D3		RDS FOR 68000 COMPATABILITY
385	000005C4			MOVE.L	D3,A3		IT BUFFER ADDRESS INTO ADD REG
386		26BCAAAAAAA	MESS	MOVE.L	#\$AAAAAAAA,(A3)		ST MESSAGE WORD INTO BUFFER ADDRESS
387	000005CC			ADDQ.W	#04,D1		NT MESSAGE COUNTER BY 4 (BYTES)
388	000005CE			ADDQ.W	#04,A3		NT THE BUFFER ADDRESS
389		0C41001C		CMP . W	#\$1C,D1		O SEE IF THE MESSAGE IS 28 BYTES LONG
3 9 0	000005D4			BLT.S	MESS	IF SO,	GO ADD MORE TO THE MESSAGE
391		4EB900000706		JSR	CRCGEN	JUMP TO	SOFTWARE CRC GENERATOR
392	000005DC	397C00200038		MOVE.W	#\$20,MLENGTH(A4)	MOVE A	MESSAGE LENGTH OF 32 BYTES OUT TO
393			*			RING MA	NG. AREA FOR LATER COMPARISON
394	000005E2	397C001C0034		MOVE . W	#\$1C,DLENGTH(A4)	MOVE DA	TA SIZE OUT FOR LATER COMPARISON
395							
396							
397			*** TES	ST INTERNA	L LOOPBACK WITH TRAI	NSMIT CRC E	NABLED ***
3 9 8							
399	000005E8	00458300		ORI.W	#\$8300,D5		ERSHIP BIT IN XMIT RING
400	000005EC	2085		MOVE . L	D5,(AO)		D1 TO RING LOCATION
401	000005EE	5888		ADDQ · L	#04 ,A0	GENERAT	E ADDRESS OF TMD2
402	000005F0	20BCFFE40000		MOVE · L	#\$FFE40000,(A0)	MOVE BY	TE COUNT(28 BYTES) TO TMD2 ON DESCRIPTOR
403			*			RING AN	D CLEAR OUT TMD3
404	000005F6			SUBQ.L	#02,A0	POINT T	
405	000005F8	32BC8044		MOVE . W	#\$8044,(A1)		INIT BLOCK TO INTERNAL LOOPBACK
406	000005FC	4EB9000006CC		JSR	CSRINIT	GO STAR	T UP THE LANCE
407	00000602	08AC00050024	CHECK1	BCLR.B	#05,RINGSTAT(A4)	SEE IF	THIS PORTION OF THE TEST IS COMPLETE
408	00000608	67F8		BEQ	CHECK1	CHECK A	GAIN

Line S 409	Location	Value	Source			
410			*** T	URN OFF T	HE LANCE ***	
411	00000604	247C00004002	-	MOVE .L	#RAP,A2	SELECT LANCE'S REGISTER ADDRESS PORT TO WRITE TO
412		34BC0000		MOVE.W	#CSRO (A2)	LOAD REGISTER ADDRESS PORT OF LANCE WITH CSRO
413		267C00004000		MOVE .L	#RDP.A3	SELECT LANCE'S REGISTER DATA PORT TO WRITE TO
414		36BC00FF		MOVE.W	#\$00FF,(A3)	TURN OFF THE LANCE
415	OOOOOTA	JODCOOFF		M. JOH	#\$00FF,(AJ)	TURN OFF THE LANCE
416			*** T	ECW TAMED	NAL LOOPBACK WITH TRA	NSMIT CRC DISABIED ***
417			1	ESI INIEK	NAL LOUPBACK WITH IRA	MSMII CKC DISABLED ***
417	00000011	00/50200		ODT II	#48300 DE	CEM COMPRESSION DAM IN VOLUM DING
		00458300		ORI.W	#\$8300,D5	SET OWNERSHIP BIT IN XMIT RING
419	00000622			MOVE .W	D5,(A0)	MOVE TMD1 TO RING LOCATION
420	00000624			ADDQ.L	#02,A0	GENERATE ADDRESS OF TMD2
421	00000626	20BCFFE00000		MOVE.L	#\$FFE00000,(A0)	MOVE BYTE COUNT(32 BYTES) TO TMD2 ON DESCRIPTOR
422			*			RING AND CLEAR OUT TMD3
423	0000062C			SUBQ.L	#02,A0	POINT TO TMD1
424		32BC804C		MOVE.W	#\$804C,(A1)	SET UP INIT BLOCK TO INTERNAL LOOPBACK
425		4EB9000006CC		JSR	CSRINIT	GO START UP THE LANCE
426		08AC00050024	CHECK2	BCLR.B	#05,RINGSTAT(A4)	SEE IF THIS PORTION OF THE TEST IS COMPLETE
427	0000063E	67F8		BEQ	CHECK2	CHECK AGAIN
428						
429			*** T	URN OFF TI		
430		247C00004002		MOVE.L	#RAP,A2	SELECT LANCE'S REGISTER ADDRESS PORT TO WRITE TO
431		34 BC0000		MOVE.W	#CSRO,(A2)	LOAD REGISTER ADDRESS PORT OF LANCE WITH CSRO
432		267C00004000		MOVE . L	#RDP,A3	SELECT LANCE'S REGISTER DATA PORT TO WRITE TO
433	00000650	36BCOOFF		MOVE • W	#\$00FF,(A3)	TURN OFF THE LANCE
434						
435			*** T	EST INTERI	NAL LOOPBACK WITH XMI	T CRC ENABLED AND COLLISION FORCE ON ***
436						
437	00000654	00458300		ORI.W	#\$8300,D5	SET OWNERSHIP BIT IN XMIT RING
438	00000658	3085		MOVE.W	D5,(A0)	MOVE TMD1 TO RING LOCATION
439	0000065A	5488		ADDQ.L	#02,A0	GENERATE ADDRESS OF TMD2
440	0000065C	20BCFFE40000		MOVE . L	#\$FFE40000,(A0)	MOVE BYTE COUNT(28 BYTES) TO TMD2 ON DESCRIPTOR
441			*			RING AND CLEAR OUT TMD3
442	00000662	5588		SUBQ.L	#02,A0	POINT TO TMD1
443						
444	00000664	32BC8054		MOVE W	#\$8054,(A1)	SET UP INIT BLOCK TO INTERNAL LOOPBACK
445	00000668	4EB9000006CC		JSR	CSRINIT	GO START UP THE LANCE
446	0000066E	08AC00050024	CHECK3	BCLR.B	#05,RINGSTAT(A4)	SEE IF THIS PORTION OF THE TEST IS COMPLETE
447	00000674	67F8		BEQ	CHECK3	CHECK AGAIN
448		,				
449			*** T	URN OFF TH	HE LANCE ***	
450	00000676	247C00004002		MOVE.L	#RAP,A2	SELECT LANCE'S REGISTER ADDRESS PORT TO WRITE TO
451	0000067C	34BC0000		MOVE . W	#CSRO,(A2)	LOAD REGISTER ADDRESS PORT OF LANCE WITH CSRO
452	00000680	267C00004000		MOVE - L	#RDP,A3	SELECT LANCE'S REGISTER DATA PORT TO WRITE TO
453	00000686	36BC00FF		MOVE.W	#\$00FF,(A3)	TURN OFF THE LANCE
454						
455			*** T	EST EXTER	NAL LOOPBACK ***	
456						
457	0000068A	08AC00000024		BCLR.B	#00,RINGSTAT(A4)	CLEAR THE INTERNAL LOOP STATUS BIT
458	00000690			ORI.W	#\$8300,D5	SET OWNERSHIP BIT IN XMIT RING
459	00000694			MOVE . W	D5,(A0)	MOVE TMD1 TO RING LOCATION
		=			,,	

```
Line S Location Value
                               Source
460
      00000696 5488
                                       ADDQ.L #02,A0
                                                                     GENERATE ADDRESS OF TMD2
 461
      00000698 20BCFFE40000
                                       MOVE . L
                                                #$FFE40000,(A0)
                                                                     MOVE BYTE COUNT(28 BYTES) TO TMD2 ON DESCRIPTOR
 462
                                                                     RING AND CLEAR OUT TMD3
      0000069E 32BC8004
 463
                                       MOVE . W
                                                #$8004.(A1)
                                                                     SET UP INIT BLOCK TO INTERNAL LOOPBACK
 464
      000006A2 4EB9000006CC
                                       JSR
                                                CSRINIT
                                                                     GO START UP THE LANCE
 465
      000006A8 08AC00050024
                               CHECK4
                                       BCLR . B
                                                #05,RINGSTAT(A4)
                                                                     SEE IF THIS PORTION OF THE TEST IS COMPLETE
 466
      000006AE 67F8
                                       BEO
                                                CHECK4
                                                                     CHECK AGAIN
 467
 468
                                    TURN OFF THE LANCE
                                                                     SELECT LANCE'S REGISTER ADDRESS PORT TO WRITE TO
 469
      000006B0 247C00004002
                                       MOVE . L
                                               #RAP.A2
 470
      000006B6 34BC0000
                                                                     LOAD REGISTER ADDRESS PORT OF LANCE WITH CSRO
                                       MOVE . W
                                               #CSRO.(A2)
                                                                     SELECT LANCE'S REGISTER DATA PORT TO WRITE TO
 471
      000006BA 267C00004000
                                       MOVE.L #RDP.A3
 472
      000006C0 36BC00FF
                                       MOVE.W #$00FF,(A3)
                                                                     TURN OFF THE LANCE
 473
 474
      000006C4 08AC00040024
                                       BCLR.B #04,RINGSTAT(A4)
                                                                     CLEAR DIAGNOSTIC BIT
 475
      000006CA 4E75
 476
 477
 478
                              *****
                                        END OF INITIALIZATION AND DIAGNOSTIC ROUTINE
 479
                               ****************
 480
 481
 482
                                     INITIAL.DIAG.CSRINIT
 483
                                     INITIALIZES THE CONTROL AND STATUS REGISTERS
 484
 485
                              *************************
 486
 487
      000006CC 48E7FFFF
                              CSRINIT MOVEM.L A0-A7/D0-D7,-(A7)
                                                                     SAVE OLD REGISTERS
 488
      000006D0 207C00004002
                                       MOVE.L #RAP.AO
                                                                     SELECT LANCE'S REGISTER ADDRESS PORT TO WRITE TO
 489
      000006D6 30BC0001
                                       MOVE.W
                                                #CSR1,(A0)
                                                                     LOAD REGISTER ADDRESS PORT OF LANCE WITH CSR1 ADD.
 490
      000006DA 227C00004000
                                       MOVE . L
                                                                     SELECT LANCE'S REGISTER DATA PORT TO WRITE TO
                                                #RDP,A1
      000006E0 223C00002000
                                       MOVE.L #IADR,D1
                                                                     GET INITIALIZATION BLOCK BASE ADDRESS
 491
      000006E6 3281
 492
                                       MOVE.W D1.(A1)
                                                                     LOAD INITIALIZATION BLOCK STARTING ADDRESS IN CSR1
      000006E8 30BC0002
 493
                                       MOVE.W #CSR2.(AO)
                                                                     SELECT LANCE REGISTER ADDRESS PORT TO WRITE TO
      000006EC 4841
 494
                                       SWAP
                                                                     GET HIGH ORDER BYTE OF INITIALIZATION ADDRESS
                                                D1
 495
      000006EE 3281
                                       MOVE.W D1,(A1)
                                                                     LOAD HIGH ORDER BYTE OF INIT. BLOCK INTO CSR2
      000006F0 30BC0003
                                                                     LOAD REGISTER ADDRESS PORT OF LANCE WITH CSR3
 496
                                       MOVE.W #CSR3.(AO)
 497
      000006F4 32BC0006
                                                                     INITIALIZE LANCE TO INTERFACE TO MK68000 FORMAT
                                       MOVE.W #$0006,(A1)
 498
      000006F8 30BC0000
                                                                     LOAD REGISTER ADDRESS PORT OF LANCE WITH CSRO
                                       MOVE.W #CSRO.(AO)
 499
      000006FC 32BC0043
                                       MOVE.W #$0043.(A1)
                                                                     INITIALIZES CSRO, LANCE IS NOW READY TO RUN
      00000700 4CDFFFFF
                                       MOVEM.L (A7)+,D0-D7/A0-A7
                                                                     RETRIVE OLD REGISTERS
 500
 501
      00000704 4E75
                                                                     RETURN FROM THIS SUBROUTINE
                                       RTS
 502
 503
                                    END OF CSRINIT SUBROUTINE
 504
 505
 506
                               *****************
 507
 508
                                     INITIAL.DIAG.CRC
 509
                                     CYCLE REDUNDENCY CHECK SOFTWARE CENERATION
 510
```

```
Line S Location Value
                              Source
                              ***************
512
 513
      00000706 48E7FFFF
514
                                      MOVEM.L A0-A7/D0-D7,-(A7)
                                                                    SAVE OLD REGISTERS
      0000070A 207C00003094
 515
                                       MOVE.L #$3094,A0
                                                                    GET ADDRESS OF CRC LOCATION
      00000710 20BCB1109280
516
                                       MOVE.L #$B1109280,(A0)
                                                                    MOVE CRC FOR AAA...AAA OUT TO BUFFER
                                       MOVEM.L (A7)+,D0-D7/A0-A7
 517
      00000716 4CDFFFFF
                                                                    RETRIVE OLD REGISTERS
      0000071A 4E75
518
                                       RTS
                                                                    RETURN FROM THIS SUBROUTINE
 519
 520
                                    END OF CRCGEN SUBROUTINE
 521
 522
 523
      0000071C 004400040000
                              PROGIADR DC.W
                                               MODE, PADR1, PADR2, PADR3, LADR1, LADR2, LADR3, LADR4, RDRA1, RDRA2, TDRA1, TDRA2
 524
      00000734 0100
                              RBUFLEN DC.W
                                               BUFLEN
 525
      00000736 0100
                              TBUFLEN DC.W
                                               BUFLEN
      00000738 0060
 526
                              RBUFDISP DC.W
                                               RBUFDIS
 527
      0000073A 1020
                              TBUFDISP DC.W
                                               TBUFDIS
 528
529
      0000073C 00000000
                                       END
```

no errors detected.

Options in effect:

NOA, BRL, NOCEX, CL, FRL, MC, MD, NOMEX, O, NOPCO, NOPCS, LIST, NOSTR, FORMAT, NOMOTOROLA

NAME	ATTR	SECT	VALUE
n			00000100
BUFLEN			00000100 000004CA
CALCDNE CALCDONE			000004CA
CHECK1			00000490
CHECK1			00000638
CHECK2 CHECK3			00000658
CHECK4			00000688
CLEAR			00000400
COUNT16			0000047C
COUNT 20			000004F2
CRCGEN			00000706
CSRO	XDEF		00000000
CSR1	XDEF		00000001
CSR2	XDEF		00000002
CSR3	XDEF		00000003
CSRINIT			000006CC
DATINTR	XREF	*	00000000
DIAG	XDEF		0000059A
DLENGTH	XDEF		00000034
FIRSTRCV			000004FE
FIRSTXM			0000053E
GOINIT			00000590
IADR			00002000
INCREM			00000474
LADR1			80000000
LADR2			00000000
LADR3			00000000
LADR4			00000000
LANINTR	XREF	*	00000000
LASTRRNG	XDEF		00000014
LASTTRNG	XDEF		00000018
LOOPMCNT	XDEF		00000020
LOOPXADD	XDEF		00000028
MESS			000005C6
MLENGTH	XDEF		00000038
MODE			00000044
MORE	XDEF		0000002C
NEXTRRNG			000004F4
NEXTTRNG	XDEF		0000001C
NXPOWER			000004BE
NXTPOWER			00000490
NXTTRNG			00000534
ONE	XDEF		0000002E
PADR1			00000004
PADR2			00000000

NAME	ATTR	SECT	VALUE
PADR3			00000000
PROGIADR			0000071C
RAP	XDEF		00004002
RBUFDIS			00000060
RBUFDISP			00000738
RBUFLEN			00000734
RDP	XDEF		00004000
RDRA1			00002018
RDRA2			00006000
RETURN			0000046A
RINGSTAT	XDEF		00000024
RINGSTK			000038C0
RLEN	XDEF		00000000
RRNGBASE	XDEF		00000004
RRNGBOT	XDEF		000000C
STACK			0000387C
TBUFDIS			00001020
TBUFDISP			0000073A
TBUFLEN	XDEF		00000736
TDRA1			00002058
TDRA2			00004000
TLEN	XDEF		00000002
TRINGCNT	XDEF		00000022
TRNGBASE	XDEF		80000008
TRNGBOT	XDEF		00000010
WAIT			00000596

8.2 APPENDIX B, LANCE INTERRUPT ASSEMBLY CODE

The following pages provide a listing of the LANCE interrupt assembly code.

Line	S Locati	on Value	Source				
1 (0						
2	0						
3	0						
4	0						
5	0		*****	*****	******	********	***+
6	0		*+****	*****	******	*********	**+*
7 (0		**				**
8 (0		** MODUL	E NAME:	LEXCEPT		**
9 (0		**				**
10	0		** AUTHO	R: JIN	1 FONTAINE		**
11 (0		**				**
12 (0		** PROGR	AM: LA	NCE		**
13 (0		**				**
14 (0		** LATES	T REVIS	SION DATE: JANUARY	20, 1984	**
15 (0		**			,	**
16 (0		*****	*****	******	*********	***
17 (0		**				**
18 (0		** DESCR	IPTION:	THIS MODULE IS T	THE LANCE INTERRUPT HANDLING	**
19 ()		** ROUTI	NE. IT	WILL EXAMINE THE	CONTROL AND STATUS REGISTER	**
20 (0		** OF TH	E LANCE	AND DETERMINE WHA	T CAUSED LANCE TO INTERRUPT	**
21 (0		** THE H	OST PRO	CESSOR. AFTER IT	DETERMINED WHAT CAUSED THE	**
22 (0		** THE I	NTERRUI	T CAUSING CONDITION	N IT WILL SERVICE THE CON-	**
23 (0		** DITIO	N OR RE	PORT THE ERROR.		**
24 (0		**				**
25 ()		*****	*****	******	*********	**+*
26 ()		*****	*****	*******	*********	***+
27 ()						
28 ()		*****	*****	******	*****	
29 ()		*			*	
30 ()		*		EQUATE TABLE	*	
31 ()		*		•	*	
32 ()		*****	*****	******	*****	
33 ()						
34 ()						
35 ()						
36 ()						
37 ()	00003A20	OUTPUT	EQU	\$3A20		
38 ()				·		
39 ()	00003B20	MESSAGE	EQU	\$3B20		
40 ()						
41 ()	0000003C	TESTTMD1	EOU	\$3C		
42 ()			- •			
43 0)						
44 0)						
45 0)			XDEF	OUTPUT		
46 0)			XDEF	MESSAGE		
47 0				XDEF	LANINTR		
48 0				XDEF	CRCERR		
49 0				XDEF	XRINGFIX		
50 0				XDEF	CLEANUP		
51 0				XDEF	PCKDONE		
31 0							

Line	s	Location	Value	Sou	rce				
52	0								
53	0			*	KEYWORD	VALUE	REFE	RENCE	*
54	0				RETHORD	TILLOLI	ICLI L	ILLIIOL	
55	0				XRE	F	RAP		
56	0				XRE		RDP		
57	0				AKL		KDI		
58	0				XRE	F	CSR0		
59	Ó				XRE	_	CSR1		
60	0				XRE		CSR2		
61	0				XRE		CSR3		
62	0				nia.	•	ODKS		
63					XRE	F	RLEN		
64	0				XRE		TLEN		
65	0				XRE		RRNG		
66	0				XRE	_	TRNG		
67	o				XRE		RRNG		
68	0				XRE	_	TRNG		
69	0				XRE		LAST		
70					XRE		LAST		
71	0				XRE		NEXT		
72	0				XRE		LOOP		
73	ō				XRE		TRING		
74	0				XRE		RING		
75	ō				XRE		MLEN		
76					XRE		MORE	JIII	
77	ō				XRE		ONE		
78	0				XRE		LOOP	r a nn	
79	Ó				XRE		DLENG		
80	Ó				1110	•	DELLIN	,,,,,	
81	0			*	SUBROU	TINE (CALLS	REFERE	NCE
82	0							iwi bitbi	··OL
83	0				XREI	F	BABLS	SIIB	
84	0				XREI		CERRS		
85	0				XREI	-	MISSS		
86	0				XREI		MERRS		
87	0				XREI		FRAMS		
88	0				XREI		CRCSI		
89	0				XREI		OFLOS		
90	0				XREI		BUFFS		
91	0				XREI		RTRYS		
92	0				XREI		STOP		
93	0				XREI		LCARE	SIIB	
94	0				XREI		COLLS		
95	0				XREI		UFLOS		
96	0				XREI		BUFRS		
97	0				XREF		IDONS		
98	0								
99	0				XREF	7	SIZEE	RR	
100	0				XREF	7	XMITS	ERV	
101	0				XREF	,	PACKE	RR	
102	0				XREE	7	CRCBA	D	

Line S	Location	Value	Source			
103 0				XREF	LPACKERR	
104 0				XREF	LMESSBAD	
105 0						
106 0						
107 0						
108		00000800		ORG	\$800	
109						
110			******	******	********	********
111			*			*
112			* LANC	E INTERRUI	PT ERROR CHECKING SUBM	
113			* LEXC	EPT • ERROR		*
114			*			*
115			******	*****	*******	*******
116					•	
117	00000800	397 CCCCCFFFF	LANINTR	MOVE.W	#\$CCCC,LOOPMCNT(A4)	TEST
118	00000806	48E7FFFE			DO-D7/AO-A6,-(A7)	SAVE REGS ON STACK
119	A0800000	247 CFFFFFFFF		MOVEA L	#RAP,A2	SELECT LANCE'S RAP TO WRITE INTO
120	00000810	34BCFFFF		MOVE .W	#CSR0,(A2)	LOAD CSRO ADDRESS IN REG ADD PORT
121	00000814	267 CFFFFFFFF		MOVEA.L	#RDP,A3	LOAD "REG DATA PORT" ADDRESS INTO REG A3
122	0000081A	3413		MOVE . W	(A3),D2	MOVE CONTENTS OF CSRO INTO REG D2
123	0000081C	3E02		MOVE.W	D2,D7	GET A WORKING COPY OF CSR0
124	0000081E	0247FFBF		ANDI.W	#\$FFBF,D7	MASK OUT INTERRUPT ENABLE BIT
125	00000822	3687		MOVE.W	D7,(A3)	DISABLE "INTR. ENABLE" BIT & CLEAR OUR THE REST
126						
127			**	DETERMINE	WHAT CAUSED THE INTER	RUPT *
128						
129	00000824	0802000F		BTST	#\$OF,D2	CHECK IF "ERROR" BIT IS SET IN CSRO
130	00000828	672E		BEQ.S	XMITCK	IF IT ISN'T, BRANCH TO XMIT INTR. CHECK
131						
132	0000082A	0802000E	ERROR	BTST	#\$0E,D2	CHECK IF IT IS A BABBLE ERROR
133	0000082E			BEQ.S	CERR	IF NOT, CHECK IF IT IS A COLLISION ERROR
134		4EB9FFFFFFFF		JSR	BABLSUB	IF IT IS, JUMP TO BABBLE HANDLE ROUTINE
135		0802000D	CERR	BTST	#\$OD,D2	CHECK IF IT IS A COLLISION ERROR
136	0000083A			BEQ.S	MISS	IF NOT, CHECK IT IT IS A MISSED PACKET ERROR
137		4EB9FFFFFFF		JSR	CERRSUB	IF IT IS, JUMP TO COLLISION HANDLE SUBR.
138		0802000C	MISS	BTST	#\$OC,D2	CHECK IF IT IS A MISSED PACKET ERROR
139		4EB9FFFFFFF		JSR	MISSSUB	IF IT IS, JUMP TO MISSED PACKET SUBR.
140		0802000В	MERR	BTST	#\$OB,D2	CHECK IT IS A MEMORY ERROR
141	00000850			BEQ.S	XMITCK	IF NOT, CHECK FOR XMIT INTR BIT SET
142	00000852	4EB9FFFFFFF		JSR	MERRSUB	IF IT IS, JUMP TO MEMORY ERROR SUBR.
143						
144						
145				******	*******	*
146			*			: :
147					TERRUPT HANDLING ROUTI	INE *
148				XCEPT XMI	r	* *
149			*		*******	
150			******	*******	*******	***********
151	000000=0	00000000	*********		#+00 P0	CHECK FOR "TRANSMIT INTR" BIT SET
152	00000858		XMITCK	BTST	#\$09,D2	IF IT ISN'T SEE IF RECEIVE INTERRUPT IS SET
153	0000085C	670000BE		BEQ	RVCRINT	TE II TOM I DEE IL KECETAU IMIUNCALI IN DEI

Line S 154	Location	Value	Source			
155	00000860	206CFFFF		MOVE.L	LASTTRNG(A4),A0	LOAD UP NEXT XMIT RING ADDRESS
156	00000864			MOVE . L	A0 ,A1	GET A WORKING COPY OF THE RING ADDRESS
157	00000866			ADD .L	#\$02,A0	GENERATE ADDRESS OF TMD1 (RING STATUS)
158	00000868			MOVE . W	(AO),DO	GET STATUS (TMD1) AND PUT IT IN REG DO
159		0800000C		BTST	#\$0C,D0	CHECK FOR "MORE" BIT SET
160	0000086E			BEQ.S	ONETEST	IF NOT, GO CHECK "ONE" BIT
161		526CFFFF		ADD.W	#\$01.MORE(A4)	IF SO, UPDATE "MORES" COUNTER
162		0800000B	ONETEST		#SOB. DO	CHECK FOR "ONE" BIT SET
163	00000878		OHBILIT	BEQ.S	ERRORTST	IF NOT, GO CHECK "ERROR" BIT
164		526CFFFF		ADD.W	#\$01,ONE(A4)	IF SO, UPDATA "ONE" COUNTER
165	0000007H	52001111		1100 • 11	" VOI , OHD (11 .)	
166			*****	TRANSMISS	SION ERROR DETERMINATION	ON ****
167					2011 211110-1	
168	0000087E	0800000E	ERRORTST	BTST	#\$OE,DO	CHECK FOR "ERROR" BIT SET
169	00000882			BEQ.S	LOOPTEST	IF NOT, CONTINUE WITH TRANSMIT ROUTINE
170	00000884			ADD.L	#\$04,A0	GENERATE ERROR STATUS ADDRESS
171	00000886			MOVE .W	(A0),D0	GET ERROR STATUS AND PUT IT IN REG DO
172		0800000A		BTST	#\$0A,D0	CHECK FOR "RETRY" ERROR BIT SET
173	0000088C			BEO.S	LCARERR	IF NOT, CHECK FOR LOSS OF CARRIER
174		4EB9FFFFFFFF		JSR	STOP	IF SO, STOP LANCE AND TAKE CARE OF ERROR
175	00000894			MOVE . W	DO,D1	MOVE TIME DOMAIN REFLECTOMETRY VALUE
176		024103FF		ANDI.W	#\$03FF,D1	MASK OFF STATUS BITS
177		4EB9FFFFFFF		JSR	RTRYSUB	JUMP TO RETRY ERROR SUBROUTINE
178	0A800000		LCARERR		#\$0B,D0	CHECK FOR "LOSS OF CARRIER" BIT SET
179	000008A4			BEO.S	LATECOLL	IF NOT, CHECK FOR LATE COLLISION
180		4EB9FFFFFFF		JSR	STOP	IF SO, STOP AND TAKE CARE OF IT
181		4EB9FFFFFFF		JSR	LCARRSUB	JUMP TO "LOSS OF CARRIER" SUBROUTINE
182		0800000C	LATECOLL		#soc.DO	CHECK FOR "LATE COLLISION" BIT SET
183	000008В6			BEQ.S	UFLOERR	IF NOT, CHECK FOR UNDER FLOW
184	00000888	4EB9FFFFFFF		JSR	STOP	IF SO, STOP AND TAKE CARE OF ERROR
185		4EB9FFFFFFF		JSR	COLLSUB	JUMP TO "LATE COLLISION" SUBROUTINE
186	000008C4	0800000E	UFLOERR		#\$0E,D0	CHECK FOR "UNDERFLOW" BIT SET
187	000008C8			BEO.S	NOBUFF	IF NOT, CHECK FOR BUFFER ERROR
188		4EB9FFFFFFF		JSR	STOP	IF SO, STOP AND TAKE CARE OF IT
189	000008D0	4EB9FFFFFFF		JSR	UFLOSUB	JUMP TO "UNDERFLOW" SUBROUTINE
190	000008D6		NOBUFF	BTST	#\$OF,DO	CHECK FOR "BUFFER ERROR" BIT SET
191	000008DA	670C		BEQ.S	LOOPTEST	IF NOT, CONTINUE WITH LOOPTEST
192		4EB9FFFFFFF		JSR	STOP	IF SO, STOP AND TAKE CARE OF ERROR
193	000008E2	4EB9FFFFFFF		JSR	BUFRSUB	JUMP TO "BUFFER ERROR" SUBROUTINE
194						
195			*****	LOOPBACE	K TESTING ******	
196						
197	000008E8	082C0001FFFF	LOOPTEST	BTST.B	#1,RINGSTAT(A4)	SEE IF WE ARE IN THE LOOP BACK MODE
198	000008EE	6712		BEQ.S	FINISH	IF NOT, FINISH UP WITH THE XMIT ROUTINE
199	000008F0			MOVE.L	(A1),D3	IF IN LOOPBACK, GET XMIT BUFFER ADDRESS
200	000008F2			ROL.W	#8,D3	POSITION THE UPPER BYTE OF LOWER WORD FOR CLEAR
201	000008F4	163C0000		MOVE.B	#00,D3	CLEAR OUT STATUS PART OF RMD1
202	000008F8	E05B		ROR.W	#8,D3	REPOSITION BYTES
203	000008FA	4843		SWAP	D3	REFORMAT THE LONG WORD ADD FOR 68000 COMPATABIOLITY
204	000008FC	2943FFFF		MOVE • L	D3,LOOPXADD(A4)	SAVE A COPY ON THE STACK FOR LATER

	Location		Source			
205 206	00000900	601A		BRA.S	RVCRINT	GO CHECK IF RECEIVE INTER. BIT IS SET
207			*** TR	ANSMIT RI	NG RESTORATION ***	
208						
209		066C0001FFFF	FINISH	ADDI.W	#\$01,TRINGCNT(A4)	INCREMENT THE NUMBER OF AVAILABLE XMIT RINGS
210	00000908			CMPA.L	TRNGBOT(A4),A1	SEE IF WE ARE ABOUT TO WRAP AROUND
211	00000 9 0C			BNE . S	INCRE	IF NOT, INCREMENT THE RING POINTER
212		296CFFFFFFF		MOVE · L		(A4) MOVE THE RING BASE ADD ONTO LASTTRNG STACK SPOT
213	00000914		*****	BRA	IDONCHK	BRANCH TO CONT
214 215	00000918	SUACFFFF	INCRE	ADD.L	#\$08,LASTTRNG(A4)	UPDATE LAST RING ADDRESS
215			** FNT	OF TOANS	MIT INTERRUPT ROUTINE	*
217			BND	OF IKANS	MII INIEKKUFI KOUTINE	"
218						
219			******	*****	******	k***
220			*			*
221			* REC	EIVE INTE	RRUPT HANDLING ROUTINE	* *
222			* LEX	CEPT . RVCR		*
223			*			*
224			*****	*****	******	***
225						
226	0000091C		RVCRINT		#\$0A,D2	CHECK FOR "RECEIVE INTR" BIT SET
227	00000920	6/000186		BEQ	IDONCHK	IF IT ISN'T, SEE IF INITIALIZATION DONE IS SET
228 229	00000924	204 CEEEE	RVCRBUF	MONE I	T. 4.000 D. 110 (1.4.) 1.0	OUR DESCRIPTION DIVING AMERICAN AND AND AND
230	00000924		RVCRBUF	MOVE L	LASTRRNG(A4),A0 A0,A5	GET DESCRIPTOR RING STARTING ADDR. (RMD0) MAKE A WORKING COPY OF IT IN REG A5
231	00000928			ADDQ.L	#\$06,A5	GENERATE ADDRESS OF RDM3
232	0000092K			MOVE .W	(A5),D1	GET MESSAGE BYTE COUNT (MCNT)
233		9BFC00000004		SUBA.L	#04,A5	GENERATE ADDRESS RMD1
234	00000722	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		002112		OBLIBIATE INDIANO MENT
235			*** ER	ROR CHECK	ING ***	
236						
237	00000934	3015		MOVE.W	(A5),DO	GET RECEIVED MESSAGE STATUS (RDM1)
238	00000936			BTST	#\$0E,D0	SEE IF "ERROR" BIT IS SET
239	0000093A	66000110		BNE	RECVERR	IF IS, FIND OUT WHAT CAUSED THE ERROR
240						
241			*** CH	POV TO CE	E IF WE ARE IN LOOPBACE	Y MODE ***
242			Cn	ECK 10 SE	E IF WE ARE IN LOUPBACE	K MODE ***
243 244	00000032	082C0001FFFF		BTST.B	#1,RINGSTAT(A4)	CHECK TO SEE IF WE ARE IN LOOPBACK MODE
244	00000931			BEQ	NOLOOP	IF WE ARE NOT IN LOOPBACK MODE CONTINUE
246	00000744	07000000		224	1102001	THE NOTE IN LIGHT TOOL OF THE PARTY.
247			*** LO	ОРВАСК МЕ	SSAGE SIZE CHECK ***	
248						
249	00000948	B26CFFFF		CMP . W	MLENGTH(A4),D1	SEE IF RVCR MESSAGE IS EQUAL TO XMIT MESSAGE
250	0000094C	67000008		BEQ	PACKCHK	IF SO CONTINUE
251	00000950	4EB9FFFFFFF		JSR	SIZEERR	IF NOT, SERVICE ERROR ROUTINE
252					aven avenav 444	
253			*** LO	OPBACK PA	CKET CHECK ***	
254	00000055	0000000	DACKCHW	prer	#09,D0	CHECK IF START OF PACKET BIT IS SET IN RMD1
255	00000956	08000009	PACKCHK	B121	11 U 3 , DU	CHECK IT START OF PACKET BIT 15 SET IN KINT

	Location	Value	Source			
256	0000095A	6606		BNE.S	BITTST	IF IT IS, GO CHECK THE END OF PACKET BIT
257	0000095C	4EB9FFFFFFF		JSR	LPACKERR	IF IT IS NOT JUMP TO PACKET ERROR SUBR.
258	00000962	08000008	BITTST	BTST	#08,D0	CHECK IF END OF PACKET BIT IS SET
259	00000966	6606		BNE.S	BADDGEN	IF IT IS, GO GENERATE BUFFER ADDRESS
260	00000968	4EB9FFFFFFF		JSR	LPACKERR	IF IT IS NOT, JUMP TO PACKET ERROR
261						
262			*** GE	T RVCR BU	FFER STARTING ADDRESS	***
263						
264	0000096E	2610	BADDGEN	MOVE.L	(AO),D3	MOVE RVCR BUFFER ADDRESS INTO REG D3
265	00000970	E15B		ROL.W	#08,D3	MOVE SECOND BYTE INTO POSITION TO BE CLEARED
266	00000972	163C0000		MOVE.B	#\$00,D3	CLEAR OUT THE STATUS
267	00000976	E05B		ROR . W	#\$08,D3	REPOSITION BYTES
268	00000978	4843		SWAP	D3	REFORMAT FOR 68000 COMPATIBILITY
269	0000097A	3643		MOVE	D3,A3	MOVE ADDRESS INTO AN ADDRESS REGISTER
270					,	
271			*** LO	OPBACK XM	IT-RVCR WORD COMPARISO	N ***
272						
273	0000097C	322CFFFF		MOVE.W	DLENGTH(A4),D1	GET MESSAGE DATA LENGTH
274	00000980			MOVE . L	#\$01C,D1	LOAD D1 WITH 28 (28 BYTES IS THE DATA SIZE)
275		226CFFFF		MOVE.L	LOOPXADD(A4),A1	GET LOOPBACK XMIT BUFFER STARTING ADDRESS
276	00000986		MOREWDS		(A3),D5	GET ONE WORD OF RVCR BUFFER MESSAGE
277	00000988		NO LUMB IN DE	MOVE . W	(A1),D6	GET ONE WORD OF XMIT BUFFER MESSAGE
278	0000098A			CMP .W	D5,D6	SEE IF THE TWO WORDS ARE IDENTICAL
279	0000098C			BEQ.S	INCR	IF THEY ARE EQUAL, INCREMENT THE ADDRESS
280		4EB9FFFFFFF		JSR	LMESSBAD	IF THEY ARE NOT EQUAL, JUMP TO ERROR MESSAGE
281	00000994		INCR	ADDQ.L	#\$2,A3	OTHERWISE, INCREMENT ADDRESS
282	00000996		111011	ADDQ.L	#\$2,A1	INCREMENT THE ADDRESS
283		04410002		SUBI.W	#\$02,D1	DECREMENT MESSAGE COUNT
284	0000099C			BLE.S	CRCCK	IF NO MORE WORDS, CHECK THE CRC
285	0000099E			BRA.S	MOREWDS	GO GET SOME MORE WORDS TO COMPARE
286	00000772	0020		Diarro	HOREMED	to our boil now world to continu
287			*** SO	FTWARE CR	C TEST ***	
288			50	IIMILL OR	0 1201	
289	00000940	082C0004FFFF	CRCCK	BTST.B	#04.RINGSTAT(A4)	SEE IF WE ARE IN LANCE DIAGONOSTICS
290		6700001E		BEO	XRINGFIX	IF NOT, GO FIX UP RINGS
291	000007110	07000011		DLQ	ARTIOL IA	ii noi, do lin di alab
292	000009AA	7204		MOVE.L	#\$004,D1	LOAD D1 WITH 4 (4 BYTES IS THE CRC SIZE)
293	000009AC		MORECRC	MOVE . W	(A3),D5	GET ONE WORD OF RVCR BUFFER MESSAGE
294	000009AE			MOVE -W	(A1),D6	GET ONE WORD OF XMIT BUFFER MESSAGE
295	000009В0			CMP · W	D5,D6	SEE IF THE TWO WORDS ARE IDENTICAL
296	000009B2			BEO.S	DECR	IF THEY ARE EQUAL, GO DECREMENT THE COUNT
297		4EB9FFFFFFF		JSR	CRCBAD	IF THEY ARE NOT EQUAL, JUMP TO ERROR MESSAGE
298		04410002	DECR	SUBI.W	#02.D1	DECREMENT MESSAGE COUNT
299	000009BE			BLE .S	XRINGFIX	IF NO MORE WORDS, FIX UP THE XMIT RING
300	000009E0			ADDQ.L	#2,A3	OTHERWISE, INCREMENT ADDRESS
301	000009C2			ADDQ.L	#2,A1	INCREMENT THE ADDRESS
302	000009C4			BRA.S	MORECRC	GO GET SOME MORE WORDS TO COMPARE
303	23000704					or one point notes to continue
304			*** XM	TT RING R	ESTORATION ***	
305			A	KINO K		
306	000009C6	082C0004FFFF	XRINGFIX	BTST.B	#04,RINGSTAT(A4)	SEE IF WE ARE IN LANCE DIAGONOSTICS
					, (/	

	Location		Source			
307	000009CC	660000CC		BNE	OWNSHIP	IF SO, LEAVE RINGS AS IS AND GIVE BACK OWNERSHIP
308						
309		066C0001FFFF	RINGFIX		#\$01,TRINGCNT(A4)	INCREMENT THE NUMBER A AVAILABLE XMIT RINGS
310		206CFFFF		MOVE . L	LASTTRNG(A4),A0	GET LAST XMIT RING ADDRESS
311		B1ECFFFF		CMPA.L	TRNGBOT(A4),A0	SEE IF WE ARE DOWN TO THE BOTTOM OF THE RINGS
312	000009DE			BPL.S	RINGGEN	IF WE ARE, GO GENERATE NEW LAST RING
313	000009E0	06AC00000008 FFFF		ADDI.L	#\$08,LASTTRNG(A4)	OTHERWISE, GENERATE NEW LAST RING VALUE, AND PUT ON STACK
314	000009E8	60000096		BRA	CLEANUP	GO CLEAN UP RINGS
315		296CFFFFFFF	RINGGEN			(A4) MAKE RING BASE THE NEW LAST RING ADDRESS
316	000009F2	6000008C		BRA	CLEANUP	GO CLEAN UP RINGS
317						
318						
319						
320			*****	"NON LO	OPBACK" OPERATION ****	*****
321						
322			**	PACKET DI	SCREPANCY CHECK *	
323	000000=6	00000000			#0 0 =0	
324		08000009	NOLOOP	BTST	#09,D0	IS THE START OF PACKET BIT SET IN RMD1?
325 326	000009FA			BEQ.S BCLR.B	SETB4 #02,RINGSTAT(A4)	IF NOT, SEE IF IT WAS SET PREVIOUSLY
326	00000910	08AC0002FFFF		BCLK.B	#UZ, KINGSTAT(A4)	IF SO, SEE IF IT WAS SET PREVIOUSLY
328	00000 402	6600FFFF		BNE	PACKERR	IF IT WAS SET BEFORE YOU HAVE AN ERROR
329		08000008		BTST	#08,D0	IF NOT SET, CHECK IF END OF PACKET BIT IS SET
330	00000A0A			BNE .S	PCKDONE	IF IT IS, WE HAVE THE WHOLE MESSAGE, CHECK DONE
331		002C0004FFFF		ORI.B	#\$04,RINGSTAT(A4)	IF NOT, THIS IS ONLY THE START OF PACKET
332	00000A12			BRA.S	PCKDONE	GO ON, PACKET CHECKS OUT
333		08AC0002FFFF	SETB4	BCLR.B	#2,RINGSTAT(A4)	SEE IF START OF PACKET WAS SET PREVIOUSLY
334		6700FFFF		BEQ	PACKERR	IF IT WAS NOT SET BEFORE YOU HAVE AN ERROR
335	00000A1E	08000008		BTST	#08,D0	IF IT WAS SET, SEE IF END OF PACKET IS SET
336	00000A22			BEQ.S	PCKDONE	IF ENP SET, WE HAVE WHOLE MESSAGE, CHECK DONE
337	00000A24	002C0004FFFF		ORI.B	#\$04,RINGSTAT(A4)	IF NOT, THIS IS ONLY THE START OF MESSAGE
338						
339			**	CONTINUE V	WITH NORMAL PROCESS	*
340						
341	00000A2A		PCKDONE		(AO),D3	MOVE RVCR BUFFER ADDRESS INTO REG D3
342	00000A2C			ROL.W	#08,D3	MOVE SECOND BYTE INTO POSITION TO BE CLEARED
343		163C0000		MOVE.B	#\$00,D3	CLEAR OUT THE STATUS
344	00000A32			ROR.W	#\$08,D3	REPOSITION BYTES
345	00000A34			SWAP	D3	REFORMAT FOR 68000 COMPATIBILITY
346 347	00000A36	2643		MOVE.L	D3,A3	MOVE ADDRESS INTO AN ADDRESS REGISTER
348			** 1	HOLLE BEGE	TURN MICCACE PROM DECE	IVE BUFFER INTO OUTPUT DEVICE *
348 349			** 1	MOVE RECE	IVED MESSAGE FROM RECE.	IVE BUFFER INTO OUTPUT DEVICE *
350	00000438	227C00003A20		MOVE	#OUTPUT,A1	MOVE OUTPUT ADDRESS INTO REG A1
351	00000A38		SOMEMORE	MOVE L	(A3),(A1)	MOVE MESSAGE WORD TO OUTPUT
352	00000A3E		SOMETORE	ADD.L	#\$2,A3	INCREMENT THE MESSAGE BUFFER ADDRESS
353	00000A40			ADD.L	#\$2,A1	INCREMENT THE MESSAGE OUTPUT ADDRESS
354		04410002		SUBI.W	#02,D1	DECREMENT THE MESSAGE COTTOT REGISTER
355	00000A44			BGT.S	SOMEMORE	IF THERE ARE SOME MORE WORDS TO XFER, DO IT
356	00000A4A			BRA.S	CLEANUP	FINISHED, GO CLEANUP RINGS
330	- > 0 0 0 11 TA			2.41.0		

	Location	Value	Source			
357 358 359			*****	RECEIVE	MESSAGE ERROR DETERMIN	NATION ******
360	00000A4C	4EB9FFFFFFF	RECVERR	JSR	STOP	STOP AND FIND OUT WHAT THE ERROR IS
361	00000A52	Q00000D		BTST	#\$OD,D0	CHECK IF "FRAME ERROR" BIT IS SET
362	00000A56	6712		BEQ.S	OFLOERR	IF NOT, CHECK IF OVER FLOW ERROR SET
363	00000A58	4EB9FFFFFFF		JSR	FRAMSUB	IF SO, JUMP TO FRAM ERROR SUBROUTINE
364	00000A5E	0800000В	CRCERR	BTST	#\$OB,DO	CHECK IF "CRC ERROR" BIT IS SET
365	00000A62			BEQ.S	OFLOERR	IF NOT, CHECK OVERFLOW ERROR
366		4EB9FFFFFFF		JSR	CRCSUB	IF SO JUMP TO CRC ERROR SUBROUTINE
367		0800000C	OFLOERR	BTST	#\$OC,D0	CHECK IF "OVER FLOW ERROR" BIT IS SET
368	00000A6E			BEQ.S	BUFF	IF NOT, CHECK BUFFER ERROR
369		4EB9FFFFFFF		JSR	OFLOSUB	IF SO JUMP TO OVER FLOW SUBROUTINE
370 371	00000A76		BUFF	BTST	#\$OA,DO BUFFSUB	CHECK IF "BUFFER ERROR" BIT IS SET IF SO, JUMP TO BUFFER ERROR SUBROUTINE
372	UUUUUA/A	4EB9FFFFFFF		JSR	BUFFSUB	IF 30, JUMF TO BUFFER ERROR SUBROUTINE
373			*****	CLEANUP	*****	
374				CLEANOI		
375	08A00000	226CFFFF	CLEANUP	MOVE.L	LASTRRNG(A4),A1	GO GET LAST RECEIVE RING ADDRESS
376	00000A84			CMPA.L	RRNGBOT(A4),A1	SEE IF WE ARE DOWN TO THE BOTTOM OF THE RINGS
377	00000A88			BPL.S	RINGLAST	IF WE ARE, GO GENERATE NEW LAST RING
378	A8A00000	06AC00000008 FFFF		ADDI.L	#\$08,LASTRRNG(A4)	GENERATE NEW LAST RING VALUE & PUT ON STACK
379	00000A92	6006		BRA.S	OWNSHIP	GO GIVE OWNERSHIP BACK TO LANCE
380	00000A94	296CFFFFFFFF	RINGLAST	MOVE . L	RRNGBASE(A4), LASTRRNG	(A4) MAKE RING BASE THE NEW LAST RING ADDRESS
381	00000A9A	1ABC0080	OWNSHIP	MOVE . B	#\$80,(A5)	GIVE OWNERSHIP BACK TO LANCE
382						
383		082C0002FFFF		BTST.B	#02,RINGSTAT(A4)	SEE IF START OF PACKET BIT IS SET
384	00000AA4	6600FE7E		BNE	RVCRBUF	IF SO, THERE IS MORE THAT ONE BUFFER
385						
386 387			** 1	ZND OF DU	CR INTERRUPT ROUTINE *	
388				SND OF KV	CR INTERRUPT ROUTINE "	
389			*****	******	*****	***
390			*			*
391			* LANG	E INITIA	LIZATION DONE INTERRUPT	T *
392			* LEXO	CEPT.IDON		*
393			*			*
394			******	******	*******	***
395						
396	8AA00000	08020008	IDONCHK	BTST	#\$08,D2	CHECK FOR "INITIALIZATION DONE" BIT SET
397	00000AAC	6716		BEQ.S	RESTORE	IF NOT SET, RESTORE AND FINISH UP
398	00000AAE	4EB9FFFFFFFF		JSR	IDONSUB	IF IT IS, JUMP TO INITIALIZATION DONE SUBR.
399						
400		082C0004FFFF		BTST .B	#04,RINGSTAT(A4)	SEE IF WE ARE IN LANCE DIAGONOSTICS
401	00000ABA			BEQ	RESTORE	IF NOT CONTIUNE NORMALLY
402 403	OOOOOABE	08EC0005FFFF	*	BSET.B	#5,RINGSTAT(A4)	IF SO, SET "TEST FINISHED" BIT
403	00000AC4	367CFFFF	RESTORE	MOVE W	#RDP.A3	MOVE ADDRESS OF REGISTER DATA PORT TO A3
405	00000AC4		DIORE	MOVE W	#\$0040,(A3)	SET THE INTERRUPT ENABLE BIT IN CSRO
406	2 20001100	55250040	*		.,,(,,,	OLE THE ENDINGER BELLEVILLE

Line S Location Value 407 00000ACC 4CDF7FFF Source

MOVEM.L (A7)+,A0-A6/D0-D7

RETRIEVE OLD REGISTERS

00000AD0 4E73 408 409

00000AD2 00000000

RTE END

RETURN FROM EXCEPTION HANDLING

no errors detected.

Options in effect:

NOA, BRL, NOCEX, CL, FRL, MC, MD, NOMEX, O, NOPCO, NOPCS, LIST, NOSTR, FORMAT, NOMOTOROLA

NAME	ATTR	SECT	VALUE
BABLSUB BADDGEN	XREF	*	00000000 0000096E
BITTST			00000962
BUFF			00000A76
BUFFSUB	XREF	*	00000000
BUFRSUB CERR	XREF	*	00000000
CERRSUB	XREF	*	00000836
CLEANUP	XDEF	•	00000000 00000000000000000000000000000
COLLSUB	XREF	*	000000000
CRCBAD	XREF	*	00000000
CRCCK	ARLI		00000000 000009A0
CRCERR	XDEF		000003A0
CRCSUB	XREF	*	00000000
CSRO	XREF	*	00000000
CSR1	XREF	*	00000000
CSR2	XREF	*	00000000
CSR3	XREF	*	00000000
DECR			000009ВА
DLENGTH	XREF	*	00000000
ERROR			0000082A
ERRORTST			0000087E
FINISH			00000902
FRAMSUB	XREF	*	00000000
IDONCHK			8AA00000
IDONSUB	XREF	*	00000000
INCR			00000994
INCRE			00000918
LANINTR	XDEF		00000800
LASTRRNG	XREF	*	00000000
LASTTRNG	XREF	*	00000000
LATECOLL			000008B2
LCARERR	wnnn	*	0A800000
LCARRSUB LMESSBAD	XREF	*	00000000
LOOPMENT	XREF XREF	*	00000000
LOOPMENT	XKEF	•	00000000
LOOPIESI	XREF	*	0000008E8
LPACKERR	XREF	*	00000000
MERR	AREF	••	00000000 0000084C
MERRSUB	XREF	*	00000000
MESSAGE	XDEF		00003B20
MISS			00000842
MISSSUB	XREF	*	00000000
MLENGTH	XREF	*	00000000

NAME	ATTR	SECT	VALUE
MORE	XREF	*	00000000
MORECRC			000009A0
MOREWDS			00000986
NEXTTRNG	XREF	*	00000000
NOBUFF			000008D6
NOLOOP			000009F6
OFLOERR			00000A6A
OFLOSUB	XREF	*	00000000
ONE	XREF	*	00000000
ONETEST			00000874
OUTPUT	XDEF		00003A20
OWNSHIP			00000A9A
PACKCHK			00000956
PACKERR	XREF	*	00000000
PCKDONE	XDEF		00000A2A
RAP	XREF	*	00000000
RDP	XREF	*	00000000
RECVERR			00000A40
RESTORE			00000AC4
RINGFIX			000009D0
RINGGEN			000009EC
RINGLAST			00000A94
RINGSTAT	XREF	*	00000000
RLEN	XREF	*	00000000
RRNGBASE	XREF	*	00000000
RRNGBOT	XREF	*	00000000
RTRYSUB	XREF	*	00000000
RVCRBUF			00000924
RVCRINT			00000910
SETB4			00000A14
SIZEERR	XREF	*	00000000
SOMEMORE			00000A3E
STOP	XREF	*	00000000
TESTTMD1			00000030
TLEN	XREF	*	00000000
TRINGCNT	XREF	*	00000000
TRNGBASE	XREF	*	00000000
TRNGBOT	XREF	*	00000000
UFLOERR			000008C4
UFLOSUB	XREF	*	00000000
XMITCK		*	00000858
XMITSERV	XREF	*	00000000
XRINGFIX	XDEF		000009C6

8.3 APPENDIX C, MESSAGE INTERRUPT ASSEMBLY CODE

The following pages provide a listing of the message interrupt assembly code.

1-241 8-27

		Location	Value		urce				
	0				*****				
	0				******	********	********	******	
_	0			**					**
	0				MODULE NAME: M	1ESSAGE			**
_	0			**					**
	0				AUTHOR: JIM F	FONTAINE			**
	0			**					**
	0				PROGRAM: LANCE	ž.			**
	0			**					**
10					LATEST REVISIO	ON DATE: JANU	ARY 20, 195	i8	**
11				**					**
12					******				
13						THIS MODULE			**
14					MESSAGE THAT I				
. 15					THE MESSAGE CO				**
16					DLENGTH FOUND				**
17					THE BUFFER IS				**
18	0				NUMBERING FROM				**
19	0			**	MUST BE GREATE	R THAT 63 FO	R NORNAL DA	TA TRANS-	**
20			'	**	MISSION AND LE	ESS THAN 33 F	OR LOOPBACK	TRANS-	**
21	0				MISSION.				**
22	0				*****				
23	0			**:	*****	*****	*****	*****	***+
24	0								
25									
26	-				******	******	*****		
27				*				*	
28				*	E	QUATE TABLE		*	
29				*				*	
30	-			**:	******	******	*****	*****	
31	-								
32									
33									
34	-			*	DESCRIPTOR RI	NG STACK ALL	OCATION *		
35									
36	_								
37	0			*	KEYWORD VALUE	DEFINITION	*		
38									
39									
40	-				XREF	RLEN			•
41	-				XREF	TLEN			
42	-				XREF	TRNGBASE			
43					XREF	TRNGBOT			
44	-				XREF	LASTTRNG			
45					XREF	NEXTTRNG			
46	-				XREF	LOOPMCNT			
47					XREF	TRINGCNT			
48	-				XREF	RINGSTAT			
49					XREF	LOOPXADD			
50	-				XREF	MLENGTH			
51	0				XREF	MESSAGE			

VALUE

00000000

00000B7A

00000000

00000000 00000000

00000B8C

00000000

00000000 00000000

00000В34

00000BB8

SYMBOL TABLE LISTING

ATTR

SECT

NAME

RLEN

STOP

TLEN

TMDFIX

TRNGBASE

TRNGBOT

UPDATE XMITDONE XDEF

TRINGCNT XREF XREF

STARTPAC

TBUFLEN

BOTHBITS			00000В74
DATINTR	XDEF		00000в00
DLENGTH	XREF	*	00000000
ENDBIT			00000B6E
ENDPAC			00000В66
LASTTRNG	XREF	*	00000000
LOOPMCNT	XREF	*	00000000
LOOPXADD	XREF	*	00000000
MEMORY			00003FF0
MESSAGE	XREF	*	00000000
MLENGTH	XREF	*	00000000
MOREDATA			00000в48
NEXTRNG			00000B12
NEXTTRNG	XREF	*	00000000
NORINGS	XREF	*	00000000
NOUP			00000ВЗС
OUTPUT	XREF	*	00000000
RINGSTAT	XREF	*	00000000

XREF

XREF

XREF

XREF

XREF

Line S	Location	Value	Source			
52 0				XREF	OUTPUT	
53 0				XREF	DLENGTH	
54 0				XREF	TBUFLEN	
55 0						
56 0			* SUI	BROUTINE	CALLS REFERENCE *	
57 0						
58 0				XREF	STOP	
59 0				XREF	NORINGS	
60 0				nici.	HORTHOD	
61 0				XDEF	XMITDONE	
62 0				XDEF	DATINTR	
				ADEF	DATINIK	
63 0		22222	MINODII	TOU	42770	
64 0		00003FF0	MEMORY	EQU	\$3FF0	
65 0						
66 0						
67 0				N PROGRAM	***	
68 0			*			
69 0						
70		00000В00		ORG	\$B00	
71						
72						
73	00000В00	48E7FFFF	DATINTR	MOVEM . L	AO-A7/DO-D7,-(A7)	SAVE OLD REGISTERS
74	00000В04	4280		CLR.L	DO	
75	00000В06	4281		CLR.L	D1	CLEAR OUT REG
76	00000в08	4282		CLR.L	D2	
77	00000B0A			CLR.L	D4	
78	00000ВОС			CLR.L	D5	
79						
80	OOOOOBOE	302CFFFF		MOVE.W	DLENGTH(A4),DO	GET MESSAGE DATA SIZE
81		046C0000FFFF	NEXTRNG		#00,TRINGCNT(A4)	SEE IF THERE ARE TRANSMIT RINGS AVAILABLE
82	00000B18		1121121410	BEQ		IF NONE LEFT, GIVE ERROR
83		046C0001FFFF		SUBI.W		IF THERE ARE SOME, DECREMENT THE COUNT
84	00000B1C			MOVE.L		GET XMIT RING BASE ADDRESS
85	00000B22	ZOOCFFFF		MOVE . L	NEXTIKNO(A4),A0	GET AFITT KING DADE ADDRESS
86	00000B26	BIFCERE		CMPA.L	TRNGBOT(A4),A0	SEE IF WE ARE ABOUT TO WRAP AROUND
87	00000B2A			BNE · S	UPDATE	IF NOT UPDATE AS USUAL
88		296CFFFFFFF		MOVE . L		(A4) IF SO, POINT TO TOP OF RING STACK
89	00000В32	6008		BRA.S	NOUP	BRANCH TO NO UPDATE
90						The second secon
91	00000B34	06AC00000008	UPDATE	ADDI.L	#\$08,NEXTTRNG(A4)	UPDATE THE ADDRESS OF THE NEXT XMIT RING
		FFFF				
92	00000B3C		NOUP	MOVE.L	(AO),D3	GET XMIT BUFFER BASE ADD
93	00000B3E			ANDI.W	#\$00FF,D3	CLEAR STATUS OUT OF REGISTER
94	00000B42	3A03		MOVE.W	D3,D5	STORE THE TMD1 WORD IN REG D5 FOR UPDATE
95	00000B44	4843		SWAP		MOVE WORDS FOR 68000 COMPATIBILITY
96	00000В46	2643		MOVE.L		MOVE XMIT BUFFER ADD. INTO AN ADD. REG
97	00000в48	068100000001	MOREDATA	ADDI.L	#\$01,D1	GENERATE NEXT MESSAGE BYTE TO OUTPUT
98	00000B4E	1681		MOVE . B	D1,(A3)	MOVE DATA BYTE INTO OUTPUT MEMORY LOCATION
99	00000В50	06420001		ADDI.W	#\$01,D2	INCREMENT BYTE COUNT 1 (TOTAL WORD COUNT)
100	00000B54			ADDI.W	#\$01,D4	INCREMENT BYTE COUNT 2 (BUFFER WORD COUNT)
101	00000B58	B042		CMP · W	D2,D0	SEE IF THERE ARE MORE DATA WORDS TO OUTPUT

UNITED TECHNOLOGIES MOSTEK 68000 Assembler V1.4 Site 99994 MOSTEK MESSAGE.A68

Line S	Location	Value	Source			
102	00000B5A	670A		BEQ.S	ENDPAC	IF NOT, THIS IS THE END OF THE PACKET
103	00000B5C	OC44FFFF		CMP.W	#TBUFLEN,D4	IF SO, SEE IF THERE IS MORE BUF SPACE LEFT
104	00000В60	6718		BEQ.S	STARTPAC	IF NOT, GO CHECK IF THIS IS THE START OF PAC
105	00000B62	528B		ADDQ.L	#\$01,A3	IF SO, INCREMENT BUFFER ADD & GET NEXT WORD
106	00000В64	60E2		BRA.S	MOREDATA	GO GET ANOTHER WORD TO PUT INTO THE BUFFER
107						
108			* CHECK	IF START	& END BITS ARE SET *	
109						
110	00000В66	082C0002FFFF	ENDPAC	BTST.B	#02,RINGSTAT(A4)	SEE IF START BIT HAD BEEN SET BEFORE
111	00000В6С	6706		BEQ.S	BOTHBITS	IF NOT, SET BOTH START & END OF PAC BITS IN TMD1
112	00000B6E	00450100	ENDBIT	ORI.W	#\$0100.D5	OTHERWISE SET ONLY THE END OF PACKET BIT
113	00000B72			BRA - S	TMDFIX	GO FINISH UP TRANSMIT DESCRIPTOR 1
114		00450200	BOTHBITS		#\$0200,D5	SET END OF PACKET BIT IN TMD1
115	00000В78			BRA.S	ENDBIT	NOT GO SET END OF PACKET BIT
116		082C0002FFFF	STARTPAC		#02,RINGSTAT(A4)	SEE IF START BIT HAD BEEN SET BEFORE
117	00000В80			BNE . S	TMDFIX	IF SO GO FINISH OF TMD1 STATUS
118	00000B82			ORI.W	#\$0200,D5	IF NOT SET START OF PACKET BIT IN TMD1
119		08EC0002FFFF		BSET .B	#02,RINGSTAT(A4)	SET THE START STATUS BIT IN THE RINGSTATUS
120					, oz jamosmi (m.)	DEL THE VIINT BILLION WAS ALLOUDING
121			* FTX III	THE TRA	NSMIT DESCRIPTOR RINGS	*
122					MONITI DEBORTI TOR RINGS	
123	00000в8С	5888	TMDFIX	ADDQ.L	#04,A0	GENERATE ADDRESS OF TMD2
124	00000B8E			EORI .W	#\$FFFF,D4	TAKE 2'S COMPLEMENT OF WORD COUNT
125	00000B92			ADDI.W	#\$01,D4	TIKE 2 5 CONTENSION OF WORLD COOK!
126		0044F000		ORI.W	#\$F000,D4	FORCE FOUR MSB TO ONES
127	00000B9A			MOVE.W	D4,(A0)	MOVE MESSAGE BYTE COUNT INTO TMD2
128	00000В9С			CLR.L	D4	CLEAR OUT MESSAGE COUNT FOR NEXT BUFFER
129	00000В9Е			ADDQ .L	#\$02,A0	GENERATE ADDRESS OF TMD3
130		30BC0000		MOVE .W	#\$0000,(A0)	CLEAR OUT TMD3
131	00000BA4			SUBQ.L	#04,A0	GENERATE ADDRESS OF TMD1
132	00000BA6			ORI.W	#\$8000,D5	SET OWN BIT, GIVING OWNERSHIP TO LANCE
133	00000BAA			MOVE.W	D5,(A0)	PUT TMD1 BACK INTO XMIT RING
134	OCCOODING	5005		1101111	D3,(110)	TOT THE SHOR INTO MITT RENO
135			* CHECK	TO SEE	IF WE NEED TO GENERATE	ANOTHER MESSAGE BUFFER *
136			onizo.	. 10 000	11 112 1122 10 021121112	THOUSEN TERROR DOLL BY
137	00000BAC	RO42		CMP.W	D2,D0	SEE IF THERE ARE MORE DATA WORDS TO OUTPUT
138	00000BAE			BNE	NEXTRNG	IF THERE ARE, SEE IF ANY BUFFER RINGS LEFT
139		08AC0002FFFF		BCLR . B	#02,RINGSTAT(A4)	CLEAR OUT THE START OF PACKET BIT ON RINGSTAT
140	CCCCOBDZ	CONGCOUNT		DOLK D	"OZ, KINODIAI (A4)	CHARGOT IND START OF TACKER BIT ON KINGSTAT
141	00000ВВ8	ACDEFFFF	VMITDONE	MOVEM I	(A7)+,DO-D7/A0-A7	RETRIVE OLD REGISTERS
142	обобобы	TODEFFE	ATTIDONE	HO V EM - L	(A/)1,D0-D//A0-A/	REIRIVE OLD REGISTERS
142	00000BBC	4F73		RTE		RETURN FROM EXCEPTION PROCESSION
144	00000BBE			END		RETORM TROTT EVOELITON LEGGESTON
144	JOUGODBE	00000000		END		

no errors detected.

Options in effect: