RRD-B30M75/Printed in U. S. A

# Interfacing the DP8422A to the 68000-16 (Zero Wait State Burst Mode Access)

National Semiconductor Application Note 615 Lawson H.C. Chang March 1989



#### INTRODUCTION

This application note describes interfacing the DP8422A DRAM controller (also applicable to DP8420A/21A) to the 68000 (16 MHz) with slower memories. This design is based upon burst mode access by holding  $\overline{\text{RAS}}$  low and toggling  $\overline{\text{CAS}}$ . It is assumed that the user is familiar with the DP8422A and 68000 mode operations.

### **DESIGN DESCRIPTION**

This design consists of the DP8422A DRAM controller, a PAL (20R4D), and a page detector (ALS6311). This design accommodates four banks of DRAM, each bank being 16 bits in width, giving maximum memory capacity of either 2 Mbytes (using 256k x 4 light load DRAMs) or 8 Mbytes (using 1M x 1 DRAMs). The schematic diagram of interfacing DP8422A to the 68000 is shown in *Figure 1*. The DP8422A is operated in Mode 1. An access cycle begins when the 68000 places a valid address on the address bus and asserts the Address Strobe  $(\overline{\text{AS}})$  if a refresh or Port B access (DP8422A only) is not in progress. The proper  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  will be asserted respectively, depending upon programming bits C6, C5, and C4 for  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  configuration after guaranteeing the programmed value of row address hold time and the column address setup time.

The High Speed Access ( $\overline{\text{HSA}}$ ) output signal of page detector indicates whether the current access is in the same page as previous access or not.  $\overline{\text{ADS}}$  (AREQ) is kept low if the current access is in the page, otherwise  $\overline{\text{ADS}}$  ( $\overline{\text{AREQ}}$ ) will be forced to go high to terminate the burst access. Internal refresh logic automatically generates refresh request every 15  $\mu$ s. Since the 256k x 4 DRAM data input and output signals can be controlled by the Output Enable ( $\overline{\text{OE}}$ ). Transceivers (F245) could be eliminated from this design if 256k x 4 DRAM light load DRAM were used. The timing

## **DP8422A PROGRAMMING BITS**

diagrams are shown in Figure 2 and Figure 3.

u = user defined

| R0,R1         = 0,1         RAS high and low times         = 136.5 ns           R2,R3         = u,u         DTACK generation mode for nonburst access         tCAC (nonburst access):           R4,R5         = u,u         DTACK generation mode for burst access         3 Tcp - PAL tC           R6         = 0         Add wait states if WAITIN is low         = 187.5 ns - 8 r           R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns - 8 r           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp - PAL tCL           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp m  | 110 20110 7 110 0 110            |
|--|----------------------------------|
| R0,R1  | (DP8422A-25)                     |
| R2,R3         = u,u         DTACK generation mode for nonburst access         tCAC (nonburst access):           R4,R5         = u,u         DTACK generation mode for burst access         3 Tcp-PAL tC CAS low-#27 max.           R6         = 0         Add wait states if WAITIN is low max.         = 187.5 ns-8 max.           R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns-8 max           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp-PAL tCL           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp m           C8         = 1         tRAH mode select         = 187.5 ns-8 max  | ns-30 ns-7 ns-6 ns               |
| For nonburst access   Tor nonburst access   Tor nonburst access  | (DP8422A-20)                     |
| R4,R5         = u,u         DTACK generation mode for burst access         3 Tcp-PAL to CAS low - #27 max.           R6         = 0         Add wait states if WAITIN is low         = 187.5 ns - 8 max.           R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns - 8 max.           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp-PAL total content of the part of the par |                                  |
| R4,R5         = u,u         DTACK generation mode for burst access         CAS low - #27 max.           R6         = 0         Add wait states if WAITIN is low         = 187.5 ns - 8 max.           R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns - 8 max.           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp - PAL tCl           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp max.           C8         = 1         tRAH mode select         = 187.5 ns - 8 max.   | CLK max\$403a ADS low to         |
| for burst access         max.           R6         = 0         Add wait states if WAITIN is low         = 187.5 ns−8 max.           R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns−8 max.           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp−PAL tCL           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp m           C8         = 1         tRAH mode select         = 187.5 ns−8 max   | data setup – F245 Transceiver tp |
| R7         = 1         DTACK mode select         = 91.5 ns           R8         = 1         Noninterleave mode         = 187.5 ns - 8 r           R9         = u         All RAS's or staggered refresh select         = 80.5 ns           C0,C1,C2         = 0,1,0         Refresh clock divisor select         tAA (nonburst access):           C3         = 0         Refresh clock divider select         3 Tcp-PAL tCl           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp m           C8         = 1         tRAH mode select         = 187.5 ns-8  |                                  |
| R8 = 1 Noninterleave mode = 187.5 ns-8 r R9 = u All RAS's or staggered refresh select = 80.5 ns  C0,C1,C2 = 0,1,0 Refresh clock divisor select tAA (nonburst access):  C3 = 0 Refresh clock divider select 3 Tcp-PAL tCl C4,C5,C6 = u,u,u RAS and CAS configuration mode umn Address  C7 = 1 tASC mode select Transceiver tp n C8 = 1 tRAH mode select = 187.5 ns-8 r  | ns-75 ns-7 ns-6 ns               |
| R9 = u All RAS's or staggered refresh select   | (DP8422A-25)                     |
| CO,C1,C2 = 0,1,0 Refresh clock divisor select  C3 = 0 Refresh clock divider select  C4,C5,C6 = u,u,u RAS and CAS configuration mode  C7 = 1 tASC mode select  C8 = 1 tRAH mode select  TaA (nonburst access):  4AA (nonburst access):  3 Tcp-PAL tCl  umn Address  Transceiver tp n  C8 = 1 tRAH mode select  = 187.5 ns-8   | ns-86 ns-7 ns-6 ns               |
| C3         = 0         Refresh clock divider select         3 Tcp-PAL tCl           C4,C5,C6         = u,u,u         RAS and CAS configuration mode         umn Address           C7         = 1         tASC mode select         Transceiver tp n           C8         = 1         tRAH mode select         = 187.5 ns-8  | (DP8422A-20)                     |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$  |                                  |
| C7         = 1         tASC mode select         Transceiver tp n           C8         = 1         tRAH mode select         = 187.5 ns - 8  | LK max\$417 ADS low to Col-      |
| C8 = 1 tRAH mode select = 187.5 ns-8   | valid-#27 data setup-F245        |
| 1 11/11/11/11/11/11/11/11/11/11/11/11/11   | nax.                             |
| C9 = u Delay CAS during write = 97.5 ns  | ns-69 ns-7 ns-6 ns               |
|  | (DP8422A-25)                     |
| access mode select = 187.5 ns -8 r   | ns-83 ns-7 ns-6 ns               |
| = 83.5 ns  | (DP8422A-20)                     |

 Programming Bits
 Description

 B0
 = 1
 Fall through mode

 B1
 = 1
 Mode 1 access

 ECAS0
 = 1
 Extend CAS and refresh request

### **DESIGN TIMING PARAMETERS**

Timing parameters are referenced to the numbers shown in the DP8422A data sheet timing parameters. Numbered times starting with a "\$" refer to DP8422A timing parameters. Numbered times starting with a "#" refer to 68000 timing parameters.

16 MHz Tcp = 62.5 ns \$400b: ADS asserted setup to CLK Tcp-PAL tCLK max. = 62.5 ns-8 ns = 54.5 ns

\$401: CS setup to ADS asserted

2 Tcp – #6  $\overline{\text{CLK}}$  to Address valid – PAL tp max.

= 125 ns - 55 ns - 10 ns

= 60 ns

#47: DTACK (68000) low setup to CLK low

Tcp-\$18 CLK to  $\overline{DTACK}$  (DP8422A) asserted -PAL tp max.

= 62.5 ns - 28 ns - 10 ns

= 24.5 ns (DP8422A-25)

 $= 62.5 \, \text{ns} - 33 \, \text{ns} - 10 \, \text{ns}$ 

= 19.5 ns (DP8422A-20)

## I. LIGHT LOAD TIMING

tRAC (nonburst access):

3 Tcp-PAL tCLK max.-\$402  $\overline{ADS}$  low to  $\overline{RAS}$  low-#27 data setup-F245 Transceiver tp max.

= 187.5 ns -8 ns -25 ns -7 ns -6 ns -141.5 ns - (DDR422A 28

```
tCAC (burst access):
                                                                               tAA (burst access):
            2.5 Tcp – #9 \overline{\text{CLK}} high to \overline{\text{DS}} low max. – PAL tp
                                                                                           3 Tcp-#6 CLK low to Address valid max.-$26
            max. -$14 \overline{ECAS} low to \overline{CAS} low max. - #27
                                                                                           Address valid to Q max. - #27 data setup - F245
            data setup-F245 Transceiver tp max.
                                                                                           Transceiver tp max.
             = 156 \text{ ns} - 40 \text{ ns} - 10 \text{ ns} - 20 \text{ ns} - 7 - 6 \text{ ns}
                                                                                           = 187.5 \text{ ns} - 5 \text{ ns} - 35 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                           = 89.5 ns
                                                     (DP8422A-25)
                                                                                                                                    (DP8422A-25)
            = 156 \, \text{ns} - 40 \, \text{ns} - 10 \, \text{ns} - 23 \, \text{ns} - 7 \, \text{ns} - 6 \, \text{ns}
                                                                                           = 187.5 \, \text{ns} - 5 \, \text{ns} - 38 \, \text{ns} - 7 \, \text{ns} - 6 \, \text{ns}
            = 70 \, \text{ns}
                                                     (DP8422A-20)
                                                                                           = 86.5 \, \text{ns}
                                                                                                                                    (DP8422A-20)
tAA (burst access):
                                                                               68KPAL (PAL20R4D) EQUATIONS
            3 Tcp-#6 \overline{\text{CLK}} low to Address valid max.-$26
                                                                               The Boolean entry operators are listed as:
            Address valid to Q max. - #27 data se-
                                                                                           ":=" Replaced by (after clock)
            tup-F245 Transceiver tp max.
                                                                                                   Equality
             = 187.5 \text{ ns} - 5 \text{ ns} - 26 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                           "***
                                                                                                    AND
             = 98.5 ns
                                                     (DP8422A-25)
                                                                                           "+"
                                                                                                   OR
             = 187.5 \text{ ns} - 5 \text{ ns} - 29 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                           "/"
                                                                                                   Complement
             = 95.5 ns
                                                     (DP8422A-20)
                                                                                           "∼" Active low
II. HEAVY LOAD TIMING
                                                                               The brief explanation of PAL output signals
tRAC (nonburst access):
                                                                               CS~
                                                                                              This combinational output signal is Chip
            3 Tcp-PAL tCLK max.-$402 ADS low to RAS
                                                                                              Select
            low-#27 data setup-F245 Transceiver tp max.
                                                                               CSD~
                                                                                              This sequential output signal is Chip Select
             = 187.5 \text{ ns} - 8 \text{ ns} - 29 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                              Delayed by one clock.
             = 137.5 ns
                                                     (DP8422A-25)
                                                                               ADS~
                                                                                              This sequential output signal is Address Strobe
             = 187.5 \text{ ns} - 8 \text{ ns} - 35 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                              (also used as an Access Request, AREQ, to
                                                                                              DP8422A).
             = 131.5 ns
                                                     (DP8422A-20)
                                                                               \mathsf{READY} \! \sim \!
                                                                                             This combinational output signal is Data
tCAC (nonburst access):
                                                                                              Ready.
            3 Tcp-PAL tCLK max.-$403a ADS low to
                                                                               ECASU~
                                                                                             This combinational output signal is to select
            CAS low-#27 data setup-F245 Transceiver tp
                                                                                              upper byte.
             = 187.5 \text{ ns} - 8 \text{ ns} - 82 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                               \mathsf{ECASL} \!\sim\!
                                                                                              This combinational output signal is to select
                                                     (DP8422A-25)
            = 84.5 \, \text{ns}
            = 187.5 \, ns{-}8 \, ns{-}94 \, ns{-}7 \, ns{-}6 \, ns
                                                                               Inputs: CLK, A21, A22, FC2, FC1, FC0, UDS \sim , LSD \sim ,
             = 72.5 \, \text{ns}
                                                     (DP8422A-20)
                                                                               RFRQ~, AS~, DTACK~, HSA~
tAA (nonburst access):
            3 Tcp-PAL tCLK max.-$417 ADS low to Col-
                                                                               Outputs: /CS \sim = /A21*/A22*/FC2*/FC1*FC0 +
            umn Address valid-#27 data setup-F245
                                                                                                       /A21*/A22*/FC2*FC1*/FC0+
            Transceiver tp max.
                                                                                                       /A21*/A22*FC2*/FC1*FC0+
             = 187.5 \text{ ns} - 8 \text{ ns} - 78 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                                       /A21*/A22*FC2*FC1*/FC0
             = 88.5 ns
                                                     (DP8422A-25)
                                                                                          /CSD~:= /CS~
             = 187.5 \text{ ns} - 8 \text{ ns} - 92 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
                                                                                          /ADS \sim := /HSA \sim */CSD \sim *RFRQ \sim +
             = 74.5 \, \text{ns}
                                                     (DP8422A-20)
                                                                                                         /AS~*/RFRQ~
tCAC (burst access):
                                                                                          /READY \sim = /DTACK \sim */AS \sim
            2.5 Tcp-#9 \overline{\text{CLK}} high to \overline{\text{DS}} low max.-PAL tp
                                                                                          /ECASU \sim = /ADS \sim */UDS \sim */CSD \sim
            max. -$14 \overline{\text{ECAS}} low to \overline{\text{CAS}} low max. - #27
                                                                                                            */HSA~
            data setup-F245 Transceiver tp max.
                                                                                          /ECASL \sim = /ADS \sim */LDS \sim */CSD \sim
             = 156 \text{ ns} - 40 \text{ ns} - 10 \text{ ns} - 27 \text{ ns} - 7 \text{ ns} - 6 \text{ ns}
```

Note: Address inputs such as A21 and A22, are system dependent.

\*/HSA~


(DP8422A-25)

(DP8422A-20)

= 66 ns


 $= 62 \, \text{ns}$ 


= 156 ns - 40 ns - 10 ns - 31 ns - 7 ns - 6 ns



 ${}^*\mathsf{Transceivers}$  could be eliminated from this design.

FIGURE 1.1 Schematic Diagram of Interfacing DP8422A/68000 Burst Access to 256k x 4 DRAM





## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 Germany Tel: (81-41) 35-0 Telex: 527649

National Semiconductor GmbH GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductores De Brazil Ltda. Reputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181

National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998