# **RISC-V Instruction-Set**

# Arithmetic Operation

Mnemonic	Instruction	Type	Description
ADD rd, rs1, rs2	Add	R	rd ← rs1 + rs2
SUB rd, rs1, rs2	Subtract	R	rd ← rs1 - rs2
ADDI rd, rs1, imm12	Add immediate	I	rd ← rs1 + imm12
SLT rd, rs1, rs2	Set less than	R	rd ← rs1 < rs2 ? 1 : 0
SLTI rd, rs1, imm12	Set less than immediate	I	rd ← rs1 < imm12 ? 1 : 0
SLTU rd, rs1, rs2	Set less than unsigned	R	rd ← rs1 <u 0<="" 1="" :="" ?="" rs2="" td=""></u>
SLTIU rd, rs1, imm12	Set less than immediate unsigned	I	rd ← rs1 <u 0<="" 1="" :="" ?="" imm12="" td=""></u>
LUI rd, imm20	Load upper immediate	U	rd ← imm20 << 12
AUIP rd, imm20	Add upper immediate to PC	U	rd ← PC + imm20 << 12

## **Logical Operations**

Mnemonic	Instruction	Туре	Description
AND rd, rs1, rs2	AND	R	rd ← rs1 & rs2
OR rd, rs1, rs2	OR	R	rd ← rs1   rs2
XOR rd, rs1, rs2	XOR	R	rd ← rs1 ^ rs2
ANDI rd, rs1, imm12	AND immediate	I	rd ← rs1 & imm12
ORI rd, rs1, imm12	OR immediate	I	rd ← rs1   imm12
XORI rd, rs1, imm12	XOR immediate	I	rd ← rs1  ^ imm12
SLL rd, rs1, rs2	Shift left logical	R	rd ← rs1 << rs2
SRL rd, rs1, rs2	Shift right logical	R	rd ← rs1 >> rs2 (logical)
SRA rd, rs1, rs2	Shift right arithmetic	R	rd ← rs1 >> rs2 (arithmetic)
SLLI rd, rs1, shamt	Shift left logical immediate	I	rd ← rs1  << shamt
SRLI rd, rs1, shamt	Shift right logical imm.	I	rd ← rs1 >> shamt (logical)
SRAI rd, rs1, shamt	Shift right arithmetic immediate	I	rd ← rs1 >> shamt (arithmetic)

#### 32-bit instruction format

	31 30 29 28 27 26 25	24 23 22 21 20	19 18 17 16 15	14 13 12	11 10 9 8 7	6 5 4 3 2 1 0
R	func	rs2	rs1	func	rd	opcode
I	immediate		rs1	func	rd	opcode
S	immediate	rs2	rs1	func	immediate	opcode
В	immediate	rs2	rs1	func	immediate	opcode
IJ	immediate			rd	opcode	
וו	immediate			rd	opcode	

## Load / Store Operations

Mnemonic	Instruction	Type	Description
LD rd, imm12(rs1)	Load doubleword	I	rd ← mem[rs1] + imm12]
LW rd, imm12(rs1)	Load word	I	rd ← mem[rs1 + imm12]
LH rd, imm12(rs1)	Load halfword	I	rd ← mem[rs1 + imm12]
LB rd, imm12(rs1)	Load byte	I	rd ← mem[rs1 + imm12]
LWU rd, imm12(rs1)	Load word unsigned	I	rd ← mem[rs1] + imm12]
LHU rd, imm12(rs1)	Load halfword unsigned	I	rd ← mem[rs1 + imm12]
LBU rd, imm12(rs1)	Load byte unsigned	I	rd ← mem[rs1 + imm12]
SD rs2, imm12(rs1)	Store doubleword	S	rs2 → mem[rs1 + imm12]
SW rs2, imm12(rs1)	Store word	S	rs2(31:0) → mem[rs1] + imm12]
SH rs2, imm12(rs1)	Store halfword	S	rs2(15:0) → mem[rs1] + imm12]
SB rs2, imm12(rs1)	Store byte	S	rs2(7:0) → em[rs1 + imm12]

# Branching

Mnemonic	Instruction	Type	Description
BEQ rs1, rs2, imm12	Branch equal	SB	if rs1 == rs2 pc ← pc + imm12
BNE rs1, rs2, imm12	Branch not equal	SB	if rs1 != rs2 pc ← pc + imm12
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 >= rs2 pc ← pc + imm12
BGEU rs1, rs2, imm12	Branch greater than or equal unsigned	SB	if rs1 >= rs2 pc ← pc + imm12
BLT rs1, rs2, imm12	Branch less than	SB	if rs1 < rs2 pc ← pc + imm12
BLTU rs1, rs2, imm12	Branch less than unsigned	SB	if rs1 < rs2 pc ← pc + imm12 << 1
JAL rd, imm20	Jump and link	UJ	rd ← pc + 4 pc ← pc + imm12
JALR rd, imm12(rs1)	Jump and link register	I	rd ← pc + 4 pc ← (rs1 + imm12) & (~1)
BEQ rs1, rs2, imm12	Branch equal	SB	if rs1 == rs2 pc ← pc + imm12
BNE rs1, rs2, imm12	Branch not equal	SB	if (rs1 != rs2) pc ← pc + imm12
BGE rs1, rs2, imm12	Branch greater than or equal	SB	if rs1 >= rs2 pc ← pc + imm12

#### Pseudo Instructions

Mnemo	nic	Instruction	Base instruction(s)
LI rd, imm		Load immediate (near)	ADDI rd, x0, imm
LI rd, imm		Load immediate (far)	LUI rd, D[31:12] + D[11] ADDI rd, rd, D[11:0]
LA rd, symbo	ol	Load absolute address (far)	AUIPC rd, D[31:12] + D[11] ADDI rd, rd, D[11:0]
MV rd, rs		Copy register	ADDI rd, rs, 0
NOT rd, rs		One's complement	XORI rd, rs, -1
NEG rd, rs		Two's complement	SUB rd, x0, rs
BGT rs, rt,	offset	Branch if rs > rt	BLT rt, rs, offset
BLE rs, rt,	offset	Branch if rs ≥ rt	BGE rt, rs, offset
BGTU rs, rt,	offset	Branch if rs > rt (unsigned)	BLTU rt, rs, offset
BLEU rs, rt,	offset	Branch if rs ≥ rt (unsigned)	BGEU rt, rs, offset
BEQZ rs, offs	et	Branch if rs = 0	BEQ rs, x0, offset
BNEZ rs, offs	et	Branch if rs ≠ 0	BNE rs, x0, offset
BGEZ rs, offs	et	Branch if $rs \ge 0$	BGE rs, x0, offset
BLEZ rs, offs	et	Branch if rs < 0	BNE rs, x0, offset
BGTZ rs, offs	et	Branch if rs > 0	BGE x0, rs, offset
J offset		Unconditional jump	JAL x0, rs, offset
CALL offset		Call subroutine	JAL ra, offset
RET		Return from subroutine	JALR x0, 0(ra)
NOP		No operation	ADDI x0, x0, 0

# Register File

			_
x0	x1	x2	х3
x4	x5	х6	x7
x8	х9	x10	x11
x12	x13	x14	x15
x16	x17	x18	x19
x20	x21	x22	x23
x24	x25	x26	x27
x28	x29	x30	x31

- t0 t6 Temporary registers
- s0 s11 Saved by callee
  a0 17 Function arguments
- a0 a1 Return value(s)

# Register Aliases

zero	ra	sp	9P
tр	t0	t1	t2
s0/fp	s1	a0	a1
a2	a3	a4	a5
a6	a7	s2	s3
s <b>4</b>	s5	s6	s7
s8	s9	s10	s11
t3	t4	t5	t6

- ra return address
- sp stack pointer
- gp global pointer
- tp thread pointer