

RISC-V Instruction-Set

Erik Engheim <erik.engheim@ma.com>

Arithmetic Operation

Mnemonic	Instruction	Type	Description
ADD	rd, rs1, rs2	R	$rd \leftarrow rs1 + rs2$
SUB	rd, rs1, rs2	R	$rd \leftarrow rs1 - rs2$
ADDI	rd, rs1, imm12	I	$rd \leftarrow rs1 + imm12$
SLT	rd, rs1, rs2	R	$rd \leftarrow rs1 < rs2 ? 1 : 0$
SLTI	rd, rs1, imm12	I	$rd \leftarrow rs1 < imm12 ? 1 : 0$
SLTU	rd, rs1, rs2	R	$rd \leftarrow rs1 < rs2 ? 1 : 0$
SLTIU	rd, rs1, imm12	I	$rd \leftarrow rs1 < imm12 ? 1 : 0$
LUI	rd, imm20	U	$rd \leftarrow imm20 \ll 12$
AUIP	rd, imm20	U	Add upper immediate to PC

Logical Operations

Mnemonic	Instruction	Type	Description
AND	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \& \ rs2$
OR	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \ rs2$
XOR	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \wedge \ rs2$
ANDI	rd, rs1, imm12	I	$rd \leftarrow rs1 \ \& \ imm12$
ORI	rd, rs1, imm12	I	$rd \leftarrow rs1 \ \ imm12$
XORI	rd, rs1, imm12	I	$rd \leftarrow rs1 \ \wedge \ imm12$
SLL	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \ll \ rs2$
SRL	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \gg \ rs2$
SRA	rd, rs1, rs2	R	$rd \leftarrow rs1 \ \gg \ rs2$
SLLI	rd, rs1, shamt	I	Shift left logical immediate
SRLI	rd, rs1, shamt	I	Shift right logical imm.
SRAI	rd, rs1, shamt	I	Shift right arithmetic immediate

32-bit instruction format

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	func							rs2				rs1				func				rd				opcode								
I	immediate												rs1				func				rd				opcode							
S	immediate							rs2				rs1				func				immediate				opcode								
SB	immediate							rs2				rs1				func				immediate				opcode								
U	immediate																				rd				opcode							
UJ	immediate																				rd				opcode							

Load / Store Operations

Mnemonic	Instruction	Type	Description
LD	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LW	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LH	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LB	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LWU	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LHU	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
LBU	rd, imm12(rs1)	I	$rd \leftarrow mem[rs1 + imm12]$
SD	rs2, imm12(rs1)	S	$rs2 \rightarrow mem[rs1 + imm12]$
SW	rs2, imm12(rs1)	S	$rs2(31:0) \rightarrow mem[rs1 + imm12]$
SH	rs2, imm12(rs1)	S	$rs2(15:0) \rightarrow mem[rs1 + imm12]$
SB	rs2, imm12(rs1)	S	$rs2(7:0) \rightarrow em[rs1 + imm12]$

Branching

Mnemonic	Instruction	Type	Description
BEQ	rs1, rs2, imm12	SB	if $rs1 == rs2$ $pc \leftarrow pc + imm12$
BNE	rs1, rs2, imm12	SB	if $rs1 != rs2$ $pc \leftarrow pc + imm12$
BGE	rs1, rs2, imm12	SB	if $rs1 \geq rs2$ $pc \leftarrow pc + imm12$
BGEU	rs1, rs2, imm12	SB	if $rs1 \geq rs2$ $pc \leftarrow pc + imm12$
BLT	rs1, rs2, imm12	SB	if $rs1 < rs2$ $pc \leftarrow pc + imm12$
BLTU	rs1, rs2, imm12	SB	if $rs1 < rs2$ $pc \leftarrow pc + imm12 \ll 1$
JAL	rd, imm20	UJ	$rd \leftarrow pc + 4$ $pc \leftarrow pc + imm20$
JALR	rd, imm12(rs1)	I	$rd \leftarrow pc + 4$ $pc \leftarrow rs1 + imm12$

Pseudo Instructions

Mnemonic	Instruction	Base instruction(s)
LI	rd, imm12	ADDI rd, zero, imm12
LI	rd, imm	LUI rd, imm[31:12] ADDI rd, rd, imm[11:0]
LA	rd, sym	AUIPC rd, sym[31:12] ADDI rd, rd, sym[11:0]
MV	rd, rs	ADDI rd, rs, 0
NOT	rd, rs	XORI rd, rs, -1
NEG	rd, rs	SUB rd, zero, rs
BGT	rs, rt, offset	BLT rt, rs, offset
BLE	rs, rt, offset	BGE rt, rs, offset
BGTU	rs, rt, offset	BLTU rt, rs, offset
BLEU	rs, rt, offset	BGEU rt, rs, offset
BEQZ	rs, offset	Branch if $rs = 0$ BEQ rs, zero, offset
BNEZ	rs, offset	Branch if $rs \neq 0$ BNE rs, zero, offset
BGEZ	rs, offset	Branch if $rs \geq 0$ BGE rs, zero, offset
BLEZ	rs, offset	Branch if $rs < 0$ BNE rs, zero, offset
BGTZ	rs, offset	Branch if $rs > 0$ BGE zero, rs, offset
J	offset	Unconditional jump JAL zero, offset
CALL	offset12	Call subroutine (near) JALR ra, ra, offset12
CALL	offset	Call subroutine (far) AUIPC ra, offset[31:12] JALR ra, ra, offset[11:0]
RET		Return from subroutine JALR zero, 0(ra)
NOP		No operation ADDI zero, zero, 0

Register File

r0	r1	r2	r3
r4	r5	r6	r7
r8	r9	r10	r11
r12	r13	r14	r15
r16	r17	r18	r19
r20	r21	r22	r23
r24	r25	r26	r27
r28	r29	r30	r31

Register Aliases

zero	ra	sp	gp
tp	t0	t1	t2
s0/fp	s1	a0	a1
a2	a3	a4	a5
a6	a7	s2	s3
s4	s5	s6	s7
s8	s9	s10	s11
t3	t4	t5	t6

- t0 - t6 - Temporary registers
- s0 - s11 - Saved by callee
- a0 - 17 - Function arguments
- a0 - a1 - Return value(s)

- ra - return address
- sp - stack pointer
- gp - global pointer
- tp - thread pointer