







ANALOG SECTION

C10 & C13 - Optional Capacitor Locations (Not Populated)



C42 - PTH option for C11 (not normally stuffed)













AD7760 Decoupling

Title *	*
Size: A3	*
Number: *	*
Revision: *	*
Date: 16/08/2015	*
Time: 6:39:47 CH	*
Sheet * of *	*
File: E:\VNELEK COMPANY\PROJECT\PCB Design\PCB Layout\EVAL-AD7763EDZ.AD7763 Evaluation Board\AD7763EDZ.RevA.dwg	*

Altium



INTERFACE SECTION





(Stuff Pin 4 of J3 for Keying with CED Board)
J3 4

POWER SUPPLY SECTION



A



B



C



GND1 GND2 GND3 GND4

