

Министерство науки и высшего образования Российской Федерации Федеральное государственное бюджетное образовательное учреждение высшего образования

«Московский государственный технический университет имени Н.Э. Баумана (национальный исследовательский университет)»

альный исследовательский университет) (МГТУ им. Н.Э. Баумана)

ФАКУЛЬТЕТ ИНФОРМАТИКА И СИСТЕМЫ УПРАВЛЕНИЯ

КАФЕДРА ПРОГРАММНОЕ ОБЕСПЕЧЕНИЕ ЭВМ И ИНФОРМАЦИОННЫЕ ТЕХНОЛОГИИ (ИУ7)

НАПРАВЛЕНИЕ ПОДГОТОВКИ 09.03.04 Программная Инженерия

ОТЧЕТ

по лабораторной работе №4

Название: Методологии разработки и верификации ускорителей вычислений на платформе XILINX ALVEO

Дисциплина: Архитектура ЭВМ

Студент	ИУ7-52Б		Искакова К.М.
_	(Группа)	(Подпись, дата)	(И.О. Фамилия)
Преподаватель			Попов А.Ю.
		(Подпись, дата)	(И.О. Фамилия)

Введение

Цель работы – изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

В ходе лабораторной работы предлагается изучить основные сведения о платформе Xilinx Alveo U200, разработать RTL (Register Transfer Language, язык регистровых передач)) описание ускорителя вычислений по индивидуальному варианту, выполнить генерацию ядра ускорителя, выполнить синтез и сборку бинарного модуля ускорителя, разработать и отладить тестирующее программное обеспечение на серверной хост-платформе, провести тесты работы ускорителя вычислений.

Номер варианта: 14, функция ускорителя:

R[i] = A[i]/16 - 11 SLR1,DDR[1]

Ход работы

На рисунке 1 представлена схема разрабатываемой аппаратной системы




Рисунок 1. Функциональная схема аппаратной системы

Последовательность событий транзакции чтения можно представить следующим образом: ARVALID → ARREADY → RVALID → RREADY.

На рисунке 2 представлена диаграмма чтения данных.




Рисунок 2. Транзакция чтения

Последовательность событий транзакции записи: AWVALID \rightarrow AWREADY \rightarrow WVALID \rightarrow WREADY \rightarrow BVALID \rightarrow BREADY.

На рисунке3 представлена диаграмма записи данных.



Рисунок 3. Транзакция записи

На рисунке 4 представлена диаграмма инкремента данных в модуле rtl kernel wizard 0 adder.v




Рисунок 4. Диаграмма инкремента

На рисунке 5 представлено содержимое конфигурационного файла

```
rtl_kernel_wizard_1.cfg - Kate
File
       Edit
                View
                         Projects
                                     Bookmarks
                                                       Sessions
                                                                    Tools
                                                                              Settings
Documents
                     rtl kernel wizard 1.cfg
                                                                                                                                                       [connectivity]
        nk=rtl_kernel_wizard_1:1:vinc0
        slr=vinc0:SLR1
        sp=vinc0.m00_axi:DDR[1]
        prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
        prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
        prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 5. Конфигурационный файл

Путь к конфиг. файлу:

/iu home/iu7134/workspace/ShatskiyR lab1/rtl kernel wizard 1.cfg

Путь к .хо:

/iu_home/iu7134/workspace/ShatskiyR_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_2_ex/exports/rtl_kernel_wizard_2.xo

Выходной файл: /iu_home/iu7134/workspace/vinc.xclbin_1

```
v++ -l -t hw -o /iu_home/iu7134/workspace/vinc.xclbin_1 -f
xilinx_u200_xdma_201830_2
/iu_home/iu7134/workspace/ShatskiyR_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wiza
rd_2_ex/exports/rtl_kernel_wizard_2.xo --config
/iu_home/iu7134/workspace/ShatskiyR_lab1/rtl_kernel_wizard_1.cfg
```

Содержимое файла v++_vinc.log представлено ниже:

```
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
```

Reports: /iu home/iu7134/ x/reports/link

Log files: /iu home/iu7134/ x/logs/link

INFO: [v++ 60-1548] Creating build summary session with primary output

/iu home/iu7134/workspace/vinc.xclbin 1.link summary, at Tue Dec 7 00:09:26 2021

INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 7 00:09:26 2021

INFO: [v++ 60-1315] Creating rulecheck session with output

'/iu home/iu7134/ x/reports/link/v++ link vinc guidance.html', at Tue Dec 7 00:09:45 2021

INFO: [v++ 60-895] Target platform:

/opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830 2.xpfm

INFO: [v++ 60-1578] This platform contains Device Support Archive

'/opt/xilinx/platforms/xilinx u200 xdma 201830 2/hw/xilinx u200 xdma 201830 2.dsa'

INFO: [v++ 74-74] Compiler Version string: 2020.2

INFO: [v++ 60-1302] Platform 'xilinx u200 xdma 201830 2.xpfm' has been explicitly enabled for this release.

INFO: [v++ 60-629] Linking for hardware target

INFO: [v++ 60-423] Target device: xilinx u200 xdma 201830 2

INFO: [v++ 60-1332] Run 'run link' status: Not started

INFO: [v++ 60-1443] [00:10:32] Run run_link: Step system_link: Started

INFO: [v++ 60-1453] Command Line: system_link --xo

/iu_home/iu7134/workspace/ShatskiyR_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard 1.xo --config /iu home/iu7134/ x/link/int/syslinkConfig.ini --xpfm

/opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830 2.xpfm --target hw --output dir

/iu home/iu7134/ x/link/int --temp dir /iu home/iu7134/ x/link/sys link

INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link

INFO: [SYSTEM LINK 60-1316] Initiating connection to rulecheck server, at Tue Dec 7 00:10:43 2021

INFO: [SYSTEM LINK 82-70] Extracting xo v3 file

 $/iu_home/iu7134/workspace/ShatskiyR_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo$

```
INFO: [SYSTEM LINK 82-53] Creating IP database /iu home/iu7134/ x/link/sys link/ sysl/.cdb/xd ip db.xml
INFO: [SYSTEM_LINK 82-38] [00:10:45] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -
ip search 0 -sds-pf/iu home/iu7134/ x/link/sys link/xilinx u200 xdma 201830 2.hpfm -clkid 0 -ip
/iu home/iu7134/ x/link/sys link/iprepo/mycompany com kernel rtl kernel wizard 1 1 0,rtl kernel wizard 1 -o
/iu home/iu7134/ x/link/sys link/ sysl/.cdb/xd ip db.xml
INFO: [SYSTEM LINK 82-37] [00:11:16] build xd ip db finished successfully
Time (s): cpu = 00:00:31; 
free virtual = 243909
INFO: [SYSTEM LINK 82-51] Create system connectivity graph
INFO: [SYSTEM LINK 82-102] Applying explicit connections to the system connectivity graph:
/iu_home/iu7134/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM LINK 82-38] [00:11:16] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk
rtl kernel wizard 1:1:vinc0 -slr vinc0:SLR1 -sp vinc0.m00 axi:DDR[1] -dmclkid 0 -r
/iu home/iu7134/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o
/iu home/iu7134/ x/link/sys link/cfgraph/cfgen cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs:
INFO: [CFGEN 83-0] kernel: rtl kernel wizard 1, num: 1 {vinc0}
INFO: [CFGEN 83-0] Port Specs:
INFO: [CFGEN 83-0] kernel: vinc0, k port: m00 axi, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs:
INFO: [CFGEN 83-0] instance: vinc0, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00 ptr0 to DDR[1] for directive
vinc0.m00 axi:DDR[1]
INFO: [SYSTEM LINK 82-37] [00:11:42] cfgen finished successfully
Time (s): cpu = 00:00:25; elapsed = 00:00:26. Memory (MB): elapsed = 1557.891; elapsed = 0.000; free physical = 73431;
free virtual = 243399
INFO: [SYSTEM LINK 82-52] Create top-level block diagram
INFO: [SYSTEM LINK 82-38] [00:11:42] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd --linux --trace buffer 1024 -
-input_file /iu home/iu7134/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db
/iu home/iu7134/ x/link/sys link/ sysl/.cdb/xd ip db.xml --cf name dr --working dir
/iu_home/iu7134/_x/link/sys_link/_sysl/.xsd --temp_dir/iu_home/iu7134/_x/link/sys_link --output_dir
/iu_home/iu7134/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i
/iu home/iu7134/ x/link/sys link/cfgraph/cfgen cfgraph.xml -r
/iu home/iu7134/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf xsd: cf xsd -disable-address-gen -bd pfm dynamic.bd -dn dr -dp
/iu home/iu7134/ x/link/sys link/ sysl/.xsd
INFO: [CF2BD 82-28] cf xsd finished successfully
INFO: [SYSTEM LINK 82-37] [00:11:56] cf2bd finished successfully
Time (s): cpu = 00:00:12; elapsed = 00:00:14. Memory (MB): peak = 1557.891; gain = 0.000; free physical = 73244;
free virtual = 243314
INFO: [v++ 60-1441] [00:11:56] Run run link: Step system link: Completed
Time (s): cpu = 00:01:21; elapsed = 00:01:24. Memory (MB): peak = 1576.969; gain = 0.000; free physical = 73282;
free virtual = 243347
INFO: [v++ 60-1443] [00:11:56] Run run link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl/iu home/iu7134/ x/link/int/sdsl.dat -rtd
/iu home/iu7134/ x/link/int/cf2sw.rtd -nofilter/iu home/iu7134/ x/link/int/cf2sw full.rtd -xclbin
/iu home/iu7134/ x/link/int/xclbin orig.xml -o /iu home/iu7134/ x/link/int/xclbin orig.1.xml
INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link
INFO: [v++ 60-1441] [00:12:11] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:14; cpu = 00:00:15. Memory (MB): cpu = 1576.969; cpu = 0.000; free physical = 72433;
free virtual = 242483
INFO: [v++ 60-1443] [00:12:11] Run run link: Step rtd2 system diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link
INFO: [v++ 60-1441] [00:12:21] Run run link: Step rtd2 system diagram: Completed
Time (s): cpu = 00:00:00; elapsed = 00:00:10. Memory (MB): peak = 1576.969; gain = 0.000; free physical = 71874;
free virtual = 241925
INFO: [v++ 60-1443] [00:12:21] Run run link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx u200 xdma 201830 2 --remote ip cache
/iu home/iu7134/.ipcache --output dir /iu home/iu7134/ x/link/int --log dir /iu home/iu7134/ x/logs/link --report dir
/iu home/iu7134/ x/reports/link --config /iu home/iu7134/ x/link/int/vplConfig.ini -k
/iu home/iu7134/ x/link/int/kernel info.dat --webtalk flag Vitis --temp dir /iu home/iu7134/ x/link --no-info --iprepo
```

```
/iu_home/iu7134/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_1_1_0 --messageDb
/iu_home/iu7134/_x/link/run_link/vpl.pb/iu_home/iu7134/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link
***** vpl v2020.2 (64-bit)
 **** SW Build (by xbuild) on 2020-11-18-05:13:29
  ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
INFO: [VPL 60-839] Read in kernel information from file '/iu home/iu7134/ x/link/int/kernel info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423] Target device: xilinx u200 xdma 201830 2
INFO: [VPL 60-1032] Extracting hardware platform to /iu home/iu7134/ x/link/vivado/vpl/.local/hw platform
WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[00:17:46] Run vpl: Step create_project: RUNNING...
[00:17:38] Run vpl: Step create project: Started
Creating Vivado project.
[00:18:07] Run vpl: Step create project: Completed
[00:18:07] Run vpl: Step create bd: Started
[00:19:51] Run vpl: Step create bd: RUNNING...
[00:21:25] Run vpl: Step create bd: RUNNING...
[00:22:55] Run vpl: Step create bd: RUNNING...
[00:24:46] Run vpl: Step create bd: RUNNING...
[00:26:18] Run vpl: Step create bd: RUNNING...
[00:27:14] Run vpl: Step create bd: Completed
[00:27:14] Run vpl: Step update bd: Started
[00:27:17] Run vpl: Step update bd: Completed
[00:27:17] Run vpl: Step generate target: Started
[00:28:50] Run vpl: Step generate target: RUNNING...
[00:30:25] Run vpl: Step generate target: RUNNING...
[00:31:58] Run vpl: Step generate target: RUNNING...
[00:33:40] Run vpl: Step generate_target: RUNNING...
[00:35:22] Run vpl: Step generate_target: RUNNING...
[00:36:13] Run vpl: Step generate target: Completed
[00:36:13] Run vpl: Step config hw runs: Started
[00:36:26] Run vpl: Step config_hw_runs: Completed
[00:36:26] Run vpl: Step synth: Started
[00:38:26] Top-level synthesis in progress.
[00:39:03] Top-level synthesis in progress.
[00:39:40] Top-level synthesis in progress.
[00:40:16] Top-level synthesis in progress.
[00:40:56] Top-level synthesis in progress.
[00:41:36] Top-level synthesis in progress.
[00:42:14] Top-level synthesis in progress.
[00:42:57] Top-level synthesis in progress.
[00:43:36] Top-level synthesis in progress.
[00:44:16] Top-level synthesis in progress.
[00:44:55] Top-level synthesis in progress.
[00:45:37] Top-level synthesis in progress.
[00:46:15] Top-level synthesis in progress.
[00:46:53] Top-level synthesis in progress.
[00:47:31] Top-level synthesis in progress.
[00:48:12] Top-level synthesis in progress.
[00:49:02] Run vpl: Step synth: Completed
[00:49:02] Run vpl: Step impl: Started
[01:44:34] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 32m 02s
[01:44:34] Starting logic optimization..
[01:53:17] Phase 1 Retarget
[01:55:09] Phase 2 Constant propagation
[01:57:07] Phase 3 Sweep
[02:01:24] Phase 4 BUFG optimization
[02:02:37] Phase 5 Shift Register Optimization
```

[02:03:13] Phase 6 Post Processing Netlist

[02:16:52] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 32m 17s

```
[02:16:52] Starting logic placement..
[02:21:15] Phase 1 Placer Initialization
[02:21:15] Phase 1.1 Placer Initialization Netlist Sorting
[02:35:03] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[02:43:26] Phase 1.3 Build Placer Netlist Model
[02:55:25] Phase 1.4 Constrain Clocks/Macros
[02:56:45] Phase 2 Global Placement
[02:56:45] Phase 2.1 Floorplanning
[02:59:52] Phase 2.1.1 Partition Driven Placement
[02:59:52] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:01:07] Phase 2.1.1.2 PBP: Clock Region Placement
[03:04:57] Phase 2.1.1.3 PBP: Compute Congestion
[03:05:34] Phase 2.1.1.4 PBP: UpdateTiming
[03:07:26] Phase 2.1.1.5 PBP: Add part constraints
[03:08:03] Phase 2.2 Update Timing before SLR Path Opt
[03:08:41] Phase 2.3 Global Placement Core
[03:31:51] Phase 2.3.1 Physical Synthesis In Placer
[03:41:50] Phase 3 Detail Placement
[03:41:50] Phase 3.1 Commit Multi Column Macros
[03:42:28] Phase 3.2 Commit Most Macros & LUTRAMs
[03:47:31] Phase 3.3 Small Shape DP
[03:47:31] Phase 3.3.1 Small Shape Clustering
[03:49:32] Phase 3.3.2 Flow Legalize Slice Clusters
[03:49:32] Phase 3.3.3 Slice Area Swap
[03:54:06] Phase 3.4 Place Remaining
[03:54:06] Phase 3.5 Re-assign LUT pins
[03:55:23] Phase 3.6 Pipeline Register Optimization
[03:55:23] Phase 3.7 Fast Optimization
[03:59:43] Phase 4 Post Placement Optimization and Clean-Up
[03:59:43] Phase 4.1 Post Commit Optimization
[04:08:03] Phase 4.1.1 Post Placement Optimization
[04:08:40] Phase 4.1.1.1 BUFG Insertion
[04:08:40] Phase 1 Physical Synthesis Initialization
[04:11:12] Phase 4.1.1.2 BUFG Replication
[04:13:08] Phase 4.1.1.3 Replication
[04:18:56] Phase 4.2 Post Placement Cleanup
[04:19:34] Phase 4.3 Placer Reporting
[04:19:34] Phase 4.3.1 Print Estimated Congestion
[04:21:30] Phase 4.4 Final Placement Cleanup
[05:26:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 09m 32s
[05:26:24] Starting logic routing..
[05:31:23] Phase 1 Build RT Design
[05:40:53] Phase 2 Router Initialization
[05:40:53] Phase 2.1 Fix Topology Constraints
[05:41:29] Phase 2.2 Pre Route Cleanup
[05:42:06] Phase 2.3 Global Clock Net Routing
[05:43:58] Phase 2.4 Update Timing
[05:55:59] Phase 2.5 Update Timing for Bus Skew
[05:55:59] Phase 2.5.1 Update Timing
[06:00:21] Phase 3 Initial Routing
[06:00:21] Phase 3.1 Global Routing
[06:04:48] Phase 4 Rip-up And Reroute
[06:04:48] Phase 4.1 Global Iteration 0
[06:23:32] Phase 4.2 Global Iteration 1
[06:33:51] Phase 5 Delay and Skew Optimization
[06:33:51] Phase 5.1 Delay CleanUp
[06:33:51] Phase 5.1.1 Update Timing
[06:40:19] Phase 5.2 Clock Skew Optimization
[06:40:57] Phase 6 Post Hold Fix
[06:40:57] Phase 6.1 Hold Fix Iter
[06:40:57] Phase 6.1.1 Update Timing
[06:45:19] Phase 7 Route finalize
[06:45:57] Phase 8 Verifying routed nets
```

[06:47:11] Phase 9 Depositing Routes

```
[06:51:02] Phase 10 Route finalize
[06:51:02] Phase 11 Post Router Timing
[06:57:17] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 30m 52s
[06:57:17] Starting bitstream generation..
[08:49:26] Creating bitmap...
[09:36:16] Writing bitstream ./pfm top i dynamic region my rm partial.bit...
[09:36:54] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 39m 37s
[09:39:53] Run vpl: Step impl: Completed
[09:40:01] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:40:24] Run run_link: Step vpl: Completed
Time (s): cpu = 00:16:56; 
free virtual = 278521
INFO: [v++ 60-1443] [09:40:24] Run run link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link
INFO: [v++ 60-991] clock name 'clkwiz kernel clk out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in
the xclbin
INFO: [v++ 60-991] clock name 'clkwiz kernel2 clk out1' (clock ID '1') is being mapped to clock name 'KERNEL CLK'
in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and
scalable system clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300, Kernel (KERNEL) clock:
clkwiz kernel2 clk out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /iu home/iu7134/ x/link/int/address map.xml -sdsl
/iu home/iu7134/ x/link/int/sdsl.dat -xclbin /iu home/iu7134/ x/link/int/xclbin orig.xml -rtd
/iu home/iu7134/ x/link/int/vinc.rtd -o /iu home/iu7134/ x/link/int/vinc.xml
INFO: [v++60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:
/iu home/iu7134/ x/link/int/vinc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath:
/iu home/iu7134/ x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching
INFO: [v++ 60-1441] [09:40:38] Run run link: Step rtdgen: Completed
Time (s): cpu = 00:00:13; cpu = 00:00:14. Memory (MB): cpu = 1576.969; cpu = 0.000; free physical = 113641;
free virtual = 278504
INFO: [v++ 60-1443] [09:40:38] Run run link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section
DEBUG IP LAYOUT: JSON: /iu home/iu7134/ x/link/int/debug ip layout.rtd --add-section
BITSTREAM:RAW:/iu home/iu7134/ x/link/int/partial.bit --force --target hw --key-value SYS:dfx enable:true --add-
section: JSON:/iu home/iu7134/ x/link/int/vinc.rtd --append-section
:JSON:/iu home/iu7134/ x/link/int/appendSection.rtd --add-section
CLOCK FREQ TOPOLOGY:JSON:/iu home/iu7134/ x/link/int/vinc xml.rtd --add-section
BUILD METADATA:JSON:/iu home/iu7134/ x/link/int/vinc build.rtd --add-section
EMBEDDED METADATA:RAW:/iu home/iu7134/ x/link/int/vinc.xml --add-section
SYSTEM METADATA:RAW:/iu home/iu7134/ x/link/int/systemDiagramModelSlrBaseAddress.json --output
/iu home/iu7134/workspace/vinc.xclbin 1
INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link
XRT Build Version: 2.8.743 (2020.2)
      Build Date: 2020-11-16 00:19:11
         Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.
Section: 'DEBUG IP LAYOUT'(9) was successfully added.
Size: 440 bytes
Format: JSON
File: '/iu_home/iu7134/_x/link/int/debug_ip_layout.rtd'
Section: 'BITSTREAM'(0) was successfully added.
```

Section: 'BITSTREAM'(0) was successfully add Size : 39912114 bytes

Format : RAW

File: '/iu_home/iu7134/_x/link/int/partial.bit'

Section: 'MEM TOPOLOGY'(6) was successfully added.

Format : JSON File : 'mem_topology' Section: 'IP_LAYOUT'(8) was successfully added.

Format : JSON File : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.

Format : JSON File : 'connectivity'

Section: 'CLOCK FREQ TOPOLOGY'(11) was successfully added.

Size : 274 bytes Format : JSON

File: '/iu_home/iu7134/_x/link/int/vinc_xml.rtd'

Section: 'BUILD METADATA'(14) was successfully added.

Size: 3089 bytes Format: JSON

File: '/iu home/iu7134/_x/link/int/vinc build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.

Size: 2759 bytes Format: RAW

File: '/iu_home/iu7134/_x/link/int/vinc.xml'

Section: 'SYSTEM METADATA'(22) was successfully added.

Size: 5793 bytes Format: RAW

File: '/iu home/iu7134/ x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP LAYOUT'(8) was successfully appended to.

Format : JSON File : 'ip layout'

Successfully wrote (39934570 bytes) to the output file: /iu home/iu7134/workspace/vinc.xclbin 1

Leaving xclbinutil.

INFO: [v++ 60-1441] [09:40:40] Run run_link: Step xclbinutil: Completed

Time (s): cpu = 00:00:00.46; elapsed = 00:00:02. Memory (MB): peak = 1576.969; gain = 0.000; free physical = 113575; free virtual = 278515

INFO: [v++ 60-1443] [09:40:40] Run run link: Step xclbinutilinfo: Started

INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7134/workspace/vinc.xclbin.info --input /iu home/iu7134/workspace/vinc.xclbin 1

INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link

INFO: [v++ 60-1441] [09:40:43] Run run link: Step xclbinutilinfo: Completed

Time (s): cpu = 00:00:02; elapsed = 00:00:03. Memory (MB): peak = 1576.969; gain = 0.000; free physical = 113543; free virtual = 278482

INFO: [v++ 60-1443] [09:40:43] Run run_link: Step generate_sc_driver: Started

INFO: [v++ 60-1453] Command Line:

INFO: [v++ 60-1454] Run Directory: /iu home/iu7134/ x/link/run link

INFO: [v++ 60-1441] [09:40:43] Run run link: Step generate sc driver: Completed

Time (s): cpu = 00:00:00:00:1; elapsed = 00:00:00:00.05. Memory (MB): peak = 1576.969; gain = 0.000; free physical = 1576.969; gain = 0.000; gai

113545 ; free virtual = 278484

INFO: [v++ 60-244] Generating system estimate report...

INFO: [v++ 60-1092] Generated system estimate report: /iu home/iu7134/ x/reports/link/system estimate vinc.xtxt

INFO: [v++ 60-586] Created /iu_home/iu7134/workspace/vinc.ltx

INFO: [v++ 60-586] Created /iu home/iu7134/workspace/vinc.xclbin 1

INFO: [v++ 60-1307] Run completed. Additional information can be found in:

Guidance: /iu home/iu7134/ x/reports/link/v++ link vinc guidance.html

Timing Report:

/iu_home/iu7134/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt Vivado Log: /iu_home/iu7134/_x/logs/link/vivado.log

Steps Log File: /iu home/iu7134/ x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.

vitis analyzer/iu home/iu7134/workspace/vinc.xclbin 1.link summary

INFO: [v++ 60-791] Total elapsed time: 9h 32m 7s

Содержимое файла vinc.xclbin.info приведено ниже:

XRT Build Version: 2.8.743 (2020.2) Build Date: 2020-11-16 00:19:11

Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9

xclbin Information

Generated by: v++(2020.2) on 2020-11-18-05:13:29

Version: 2.8.743

Kernels: rtl_kernel_wizard_1

Signature:

Content: Bitstream

UUID (xclbin): f3f63637-0591-4499-be99-4754be03ad0e

Sections: DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,

CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA,

EMBEDDED_METADATA, SYSTEM_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY

Hardware Platform (Shell) Information

Vendor: xilinx
Board: u200
Name: xdma
Version: 201830.2

Generated Version: Vivado 2018.3 (SW Build: 2568420)

Created: Tue Jun 25 06:55:20 2019

FPGA Device: xcu200 Board Vendor: xilinx.com

Board Name: xilinx.com:au200:1.0
Board Part: xilinx.com:au200:part0:1.0
Platform VBNV: xilinx_u200_xdma_201830_2

Static UUID: c102e7af-b2b8-4381-992b-9a00cc3863eb

Feature ROM TimeStamp: 1561465320

Clocks

Name: DATA_CLK

Index: 0 Type: DATA Frequency: 300 MHz

Name: KERNEL_CLK

Index: 1

Type: KERNEL Frequency: 500 MHz

Memory Configuration

Name: bank0 Index: 0

Type: MEM_DDR4
Base Address: 0x400000000
Address Size: 0x400000000

Bank Used: No

Name: bank1 Index: 1

Type: MEM_DDR4
Base Address: 0x5000000000
Address Size: 0x400000000

Bank Used: Yes

Name: bank2

Index: 2

Type: MEM_DDR4
Base Address: 0x6000000000
Address Size: 0x400000000

Bank Used: No

Name: bank3 Index: 3

Type: MEM_DDR4
Base Address: 0x7000000000
Address Size: 0x400000000

Bank Used: No

Name: PLRAM[0]

Index: 4

Type: MEM_DRAM
Base Address: 0x3000000000
Address Size: 0x20000
Bank Used: No

Name: PLRAM[1]

Index: 5

Type: MEM_DRAM
Base Address: 0x3000200000
Address Size: 0x20000
Bank Used: No

Name: PLRAM[2]

Index: 6

Type: MEM_DRAM
Base Address: 0x3000400000
Address Size: 0x20000

Bank Used: No

Kernel: rtl_kernel_wizard_1

Definition

Signature: rtl_kernel_wizard_1 (uint scalar00, int* axi00_ptr0)

Ports

Port: s_axi_control Mode: slave Range (bytes): 0x1000 Data Width: 32 bits Port Type: addressable

Port: m00_axi Mode: master

Range (bytes): 0xFFFFFFFFFFFFFFFFF

Data Width: 512 bits Port Type: addressable

Instance: vinc0

Base Address: 0x1800000

Argument: scalar00
Register Offset: 0x010
Port: s_axi_control
Memory: <not applicable>

```
Argument:
                axi00 ptr0
 Register Offset: 0x018
 Port:
             m00 axi
                bank1 (MEM DDR4)
 Memory:
Generated By
 Command:
             2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
 Version:
 Command Line: v++ --config /iu home/iu7134/workspace/ShatskiyR lab1/rtl kernel wizard 1.cfg --connectivity.nk
rtl kernel wizard 1:1:vinc0 --connectivity.slr vinc0:SLR1 --connectivity.sp vinc0.m00 axi:DDR[1] --input files
/iu home/iu7134/workspace/ShatskiyR lab1 kernels/vivado rtl kernel/rtl kernel wizard 1 ex/exports/rtl kernel wizard
_1.xo --link --optimize 0 --output /iu_home/iu7134/workspace/vinc.xclbin_1 --platform xilinx_u200_xdma_201830_2 --
report_level 0 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop
run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop
run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true --vivado.prop
run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop
run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
 Options:
             --config /iu home/iu7134/workspace/ShatskiyR lab1/rtl kernel wizard 1.cfg
          --connectivity.nk rtl_kernel_wizard_1:1:vinc0
          --connectivity.slr vinc0:SLR1
         --connectivity.sp vinc0.m00 axi:DDR[1]
          --input files
/iu home/iu7134/workspace/ShatskiyR lab1 kernels/vivado rtl kernel/rtl kernel wizard 1 ex/exports/rtl kernel wizard
1.xo
          --link
          --optimize 0
          --output /iu home/iu7134/workspace/vinc.xclbin 1
         --platform xilinx u200_xdma_201830_2
         --report level 0
         --target hw
         --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
         --vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
         --vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true
         --vivado.prop run.impl 1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
         --vivado.prop run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
User Added Key Value Pairs
  <empty>
```

Индивидуальное задание

Функция ядра: R[i] = A[i]/16 - 11, регион: SLR1, DDR[1].

Ниже приведен измененный код ядра:

```
input wire [C ADDER BIT WIDTH-1:0] ctrl constant,
 input wire
                       s axis aclk,
 input wire
                       s axis areset,
 input wire
                       s_axis_tvalid,
                       s_axis_tready,
 output wire
 input wire [C_AXIS_TDATA_WIDTH-1:0] s_axis_tdata,
 input wire [C_AXIS_TDATA_WIDTH/8-1:0] s_axis_tkeep,
 input wire
                       s_axis_tlast,
 input wire
                       m axis aclk,
 output wire
                       m_axis_tvalid,
 input wire
                       m axis tready,
 output wire [C_AXIS_TDATA_WIDTH-1:0] m_axis_tdata,
 output wire [C_AXIS_TDATA_WIDTH/8-1:0] m_axis_tkeep,
 output wire
                       m_axis_tlast
);
localparam integer LP NUM LOOPS = C AXIS TDATA WIDTH/C ADDER BIT WIDTH;
             LP_CLOCKING_MODE = C_NUM_CLOCKS == 1 ? "common_clock" : "independent_clock";
// Variables
d1 tvalid = 1'b0;
                 d1_tready = 1'b0;
reg
reg [C_AXIS_TDATA_WIDTH-1:0] d1_tdata;
reg [C_AXIS_TDATA_WIDTH/8-1:0] d1_tkeep;
                 d1_tlast;
reg
reg [C_ADDER_BIT_WIDTH-1:0] d1_constant;
integer i;
reg
                 d2 tvalid = 1'b0;
reg [C_AXIS_TDATA_WIDTH-1:0] d2 tdata;
reg [C_AXIS_TDATA_WIDTH/8-1:0] d2_tkeep;
                 d2 tlast;
wire [C AXIS TDATA WIDTH/8-1:0] d2 tstrb;
                   d2 tid;
wire [0:0]
wire [0:0]
                   d2 tdest;
wire [0:0]
                   d2 tuser;
wire
                  prog full axis;
                 fifo ready r = 1'b0;
reg
// RTL Logic
// Register s_axis_interface/inputs
always @(posedge s_axis_aclk) begin
 d1_tvalid <= s_axis_tvalid;
 dl_tready <= s_axis_tready;
 d1_tdata <= s_axis_tdata;
 d1 tkeep <= s axis tkeep;
 d1 tlast <= s axis tlast;
 d1_constant <= ctrl_constant;</pre>
end
// Adder function
always @(posedge s axis aclk) begin
 for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
```

(

```
d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <=
d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] / 16 - 11;
 end
end
// Register inputs to fifo
always @(posedge s axis aclk) begin
 d2_tvalid <= d1_tvalid & d1_tready;
 d2 tkeep <= d1 tkeep;
 d2 tlast <= d1 tlast;
end
// Tie-off unused inputs to FIFO.
assign d2_tstrb = {C_AXIS_TDATA_WIDTH/8{1'b1}};
assign d2 tid = 1'b0;
assign d2 tdest = 1'b0;
assign d2_tuser = 1'b0;
always @(posedge s_axis_aclk) begin
fifo_ready_r <= ~prog_full_axis;
end
assign s axis tready = fifo ready r;
xpm fifo axis #(
 .CDC SYNC STAGES
                        (2
                                       ), // DECIMAL
 .CLOCKING MODE
                        (LP CLOCKING MODE
                                                   ), // String
 .ECC_MODE
                    ("no ecc"
                                     ) , // String
 .FIFO_DEPTH
                    (32
                                   ), // DECIMAL
 .FIFO MEMORY TYPE ("distributed"
                                            ), // String
 .PACKET_FIFO
                     ("false"
                                     ), // String
 .PROG_EMPTY_THRESH (5
                                          ), // DECIMAL
 .PROG FULL THRESH (32-5
                                         ), // DECIMAL
 .RD DATA COUNT WIDTH (6
                                           ), // DECIMAL
                                       ), // DECIMAL
 .RELATED_CLOCKS (0
 .TDATA WIDTH
                      (C AXIS TDATA WIDTH ), // DECIMAL
 .TDEST WIDTH
                      (1
                                    ), // DECIMAL
 .TID WIDTH
                    (1
                                  ), // DECIMAL
 .TUSER WIDTH
                      (1
                                    ), // DECIMAL
 .USE ADV FEATURES ("1002"
                                          ), // String: Only use prog_full
 .WR DATA COUNT WIDTH (6
                                            ) // DECIMAL
inst xpm fifo axis (
              (s axis aclk),
 s aclk
 .s aresetn
               (\sim s \text{ axis areset}),
                 (d2 tvalid
 .s axis tvalid
 .s axis tready
                 (
 .s_axis_tdata
                (d2 tdata
                             ),
                (d2 tstrb
 .s_axis_tstrb
                            ),
                 (d2 tkeep
 .s_axis_tkeep
 .s\_axis\_tlast
                (d2 tlast
 .s_axis_tid
               (d2 tid
                (d2 tdest
 .s axis tdest
                (d2 tuser
 .s axis tuser
                             ),
 .almost full axis (
 .prog_full_axis
                ( prog_full_axis ),
 .wr data count axis (
                             ),
 .injectdbiterr axis (1'b0
                            ),
 .injectsbiterr_axis (1'b0
               (m_axis_aclk),
 .m aclk
 .m axis tvalid
                 (m axis tvalid),
 .m axis tready
                  (m axis tready),
                 ( m_axis_tdata ),
 .m axis tdata
 .m axis tstrb
```

```
.m_axis_tkeep (m_axis_tkeep),
.m_axis_tlast (m_axis_tlast),
.m_axis_tid (),
.m_axis_tdest (),
.m_axis_tuser (),
.almost_empty_axis (),
.prog_empty_axis (),
.rd_data_count_axis (),
.sbiterr_axis (),
.dbiterr_axis ()
);
```

endmodule

`default_nettype wire

Последовательность событий транзакции чтения можно представить следующим образом: ARVALID— ARREADY— RVALID— RREADY.

На рисунке 6 представлена диаграмма чтения данных.




Рисунок 6. Транзакция чтения

Последовательность событий транзакции записи: AWVALID \rightarrow AWREADY \rightarrow WVALID \rightarrow WREADY \rightarrow BVALID \rightarrow BREADY.

На рисунке 7 представлена диаграмма записи данных.




Рисунок 7. Транзакция записи

На рисунке 8 представлена диаграмма инкремента данных в модуле rtl kernel wizard 0 adder.v




Рисунок 8. Диаграмма «adder'a»

В файле host_example.cpp были изменена часть кода с проверкой считанного результата операции:

На рисунке 9 представлен результат проверки работоспособности программы.

```
<terminated> (exit value: 0) SystemDebugger_ShatskiyR_lab1_system_1_ShatskiyR_lab1 [OpenCL] ShatskiyR_lab1
INFO: Found 1 platforms
INFO: Selected platform 0 from Xilinx
INFO: Found 1 devices
CL_DEVICE_NAME xilinx_u200_xdma_201830_2
Selected xilinx_u200_xdma_201830_2 as the target device
INFO: loading xclbin /iu_home/iu7134/workspace/vinc.xclbin
INFO: Test completed successfully.
```

Рисунок 9. Результат проверки

Контрольные вопросы

1. Назовите преимущества и недостатки XDMA и QDMA платформ.

Сборка QDMA (Queue Direct Memory Access), доступная на картах ускорителей Alveo, предоставляет разработчикам прямое потоковое соединение с низкой задержкой между хостом и ядрами. Оболочка QDMA включает высокопроизводительный DMA, который использует несколько очередей, оптимизированных как для передачи данных с высокой пропускной способностью, так и для передачи данных с большим количеством пакетов. Только QDMA позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой.

Оболочка XDMA требует, чтобы данные сначала были полностью перемещены из памяти хоста в память FPGA (DDRx4 DIMM или PLRAM), прежде чем логика FPGA сможет начать обработку данных, что влияет на задержку на запуска задачи.

Потоковая передача напрямую в работающие ускорительные ядра (так называемый Free-Running-Mode) позволяет быстро и без излишней буферизации передавать операнды и результаты вычислений на хост по потоковому интерфейсу AXI4 Stream. Решение QDMA подходит для приложений, в которых вычисления строятся на передачи сравнительно

небольших пакетов, но при этом требуется высокая производительность и минимальная задержка отклика.

QDMA подходит для потоковой передачи небольших данных, а в остальных случаях больше подходит XDMA.

- 2. Назовите последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы.
 - Получить название целевого ускорителя;
 - Получить список всех доступных платформ;
 - Выбрать вендора ускорителя (Xilinx);
 - Получить список доступных вычислительных устройств;
 - Выбрать целевого ускорителя.
- 3. Какова процедура запуска задания на исполнения в ускорительном ядре VINC.
 - Инициализация ускорителя;
 - Создание вычислительного контекста целевого ускорителя;
 - Создание очереди команд к ускорителю;
 - Загрузка слинкованного из объектных файлов ядра бинарного файла в оперативную память (*.xclbin).
 - Создание программы на основе загруженного бинарного файла.
 - Настройка маппинга оперативной памяти на входы ядра.
 - Запуск задания для ядра на подготовленных входных данных.
 - Считывание выходных данных из устройства для проверки корректности работы ядра.
 - Освобождение захваченных хост-программой ресурсов.
- 4. Опишите процесс линковки на основании содержимого файла v++_*.log.
 - SYSTEM_LINK
 - CFGEN
 - CF2BD
 - Synthesis (block-level, top-level)
 - FPGA linking synthesized kernels to platform
 - FPGA logic optimization
 - FPGA logic placement
 - FPGA routing
 - FPGA bitstream generation
 - rtdgen

- xclbinutil
- xclbinutilinfo

Заключение

В ходе работы была изучена архитектура гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.