



(Sourcery G++ Lite 2010.09-51)

Version 2.20.51

The Free Software Foundation Inc. thanks The Nice Computer Company of Australia for loaning Dean Elsner to write the first (Vax) version of as for Project GNU. The proprietors, management and staff of TNCCA thank FSF for distracting the boss while they got some work done.

# Dean Elsner, Jay Fenlason & friends

 $\begin{tabular}{ll} Using as \\ Edited by Cygnus Support \end{tabular}$ 

Copyright © 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

# Table of Contents

1	O	vervie	w	1
	1.1	Structure	e of this Manual	16
	1.2		U Assembler	
	1.3		File Formats	
	1.4		nd Line	
	1.5		les	
	1.6	-	(Object) File	
	1.7	_	d Warning Messages	
<b>2</b>	$\mathbf{C}$	ommai	nd-Line Options	19
	2.1		istings: '-a[cdghlns]'	
	2.2	'alter	rnate'	19
	2.3			
	2.4		ster: '-f'	
	2.5		e Search Path: '-I' path	
	2.6		e Tables: '-K'	
	2.7	Include I	Local Symbols: '-L'	20
	2.8	Configur	ing listing output: 'listing'	20
	2.9	Assemble	e in MRI Compatibility Mode: '-M'	21
	2.10		ency Tracking: 'MD'	
	2.11		he Object File: '-o'	
	2.12		ata and Text Sections: '-R'	
	2.13		Assembly Statistics: 'statistics'	
	2.14	_	tible Output: 'traditional-format'	
	2.15		nce Version: '-v'	23
	2.16		Warnings: '-W', 'warn', 'no-warn',	0.4
	~		-warnings'	
	2.17	Generat	te Object File in Spite of Errors: '-Z'	24
3	$\mathbf{S}_{2}$	yntax.		<b>25</b>
	3.1	Preproce	essing	25
	3.2	Whitespa	ace	25
	3.3	Commen	its	25
	3.4	Symbols		26
	3.5	Statemen	nts	26
	3.6		ts	27
	3	.6.1 Cha	aracter Constants	27
		3.6.1.1	Strings	27
		3.6.1.2	Characters	28
	3		nber Constants	
		3.6.2.1	Integers	
		3.6.2.2	Bignums	29
		3.6.2.3	Flonums	29

ii Using as

4	Sections and Relocation	<b>31</b>
	4.1 Background	. 31
	4.2 Linker Sections	
	4.3 Assembler Internal Sections	
	4.4 Sub-Sections	
	4.5 bss Section	. 34
5	Symbols	<b>37</b>
	5.1 Labels	. 37
	5.2 Giving Symbols Other Values	. 37
	5.3 Symbol Names	
	5.4 The Special Dot Symbol	
	5.5 Symbol Attributes	
	5.5.1 Value	
	5.5.2 Type	
	5.5.3 Symbol Attributes: a.out	
	5.5.3.2 Other	
	5.5.4 Symbol Attributes for COFF	
	5.5.4.1 Primary Attributes	
	5.5.4.2 Auxiliary Attributes	
	5.5.5 Symbol Attributes for SOM	. 40
6	Expressions	41
	6.1 Empty Expressions	
	6.2 Integer Expressions	
	6.2.1 Arguments	
	6.2.2 Operators	
	6.2.3 Prefix Operator	
	6.2.4 Infix Operators	. 42
7	Assembler Directives	<b>45</b>
	7.1 .abort	
	7.2 .ABORT (COFF)	
	7.3 .align abs-expr, abs-expr. abs-expr	
	7.4 .altmacro	
	7.5 .ascii "string"	
	7.6 .asciz "string"	
	7.7 .balign[wl] abs-expr, abs-expr, abs-expr	
	7.9 .cfi_sections section_list	
	7.10 .cfi_startproc [simple]	
	7.11 .cfi_endproc	
	7.12 .cfi_personality encoding [, exp]	
	7.13 .cfi_lsda encoding [, exp]	
	7.14 .cfi_def_cfa register, offset	
	7.15 .cfi def cfa register register	

7.16	.cfi_def_cfa_offset offset	48
7.17	.cfi_adjust_cfa_offset offset	48
7.18	.cfi_offset register, offset	48
7.19	.cfi_rel_offset register, offset	
7.20	.cfi_register register1, register2	
7.21	.cfi_restore register	
7.22	.cfi_undefined register	48
7.23	.cfi_same_value register	
7.24	.cfi_remember_state,	
7.25	.cfi_return_column register	
7.26	.cfi_signal_frame	49
7.27	.cfi_window_save	
7.28	.cfi_escape expression[,]	49
7.29	.cfi_val_encoded_addr register, encoding, label	
7.30	.comm symbol , length	
7.31	.data subsection	
7.32	.def name	
7.33	.desc symbol, abs-expression	
7.34	.dim	
7.35	.double flonums	
7.36	.eject	
7.37	.else	
7.38	.elseif	
7.39	.end	
7.40	.endef	
7.41	.endfunc	
7.42	.endif	
7.43	.equ symbol, expression	
7.44	equiv symbol, expression	
7.45	eqv symbol, expression	
7.46	.err	
7.47	error "string"	
7.48	.exitm	
7.49	.extern	
7.50	.fail expression	
7.51	.file	
7.52	fill repeat , size , value	
7.53	.float flonums	
7.54	.func name[,label]	
7.55	.global symbol, .globl symbol	
7.56	.gnu_attribute tag, value	
7.57	.hidden names	
7.58	.hword expressions	
7.59	.ident	
7.60	.if absolute expression	
7.61	.incbin "file"[,skip[,count]]	
7.62	.include "file"	
7.63	.int expressions	
1.00	· III OAPI ODDIOID	00

iv Using as

7.64	.internal names	. 56
7.65	.irp symbol, values	. 56
7.66	.irpc symbol, values	. 56
7.67	.lcomm symbol , length	. 57
7.68	.lflags	
7.69	.line line-number	. 57
7.70	.linkonce [type]	. 57
7.71	.list	
7.72	.ln line-number	. 58
7.73	.loc fileno lineno [column] [options]	. 58
7.74	.loc_mark_labels enable	. 59
7.75	.local names	. 59
7.76	.long expressions	. 59
7.77	.macro	. 59
7.78	.mri val	. 62
7.79	.noaltmacro	
7.80	.nolist	. 62
7.81	.octa bignums	
7.82	.org new-lc , fill	
7.83	.p2align[w1] abs-expr, abs-expr, abs-expr	
7.84	popsection	
7.85	.previous	. 63
7.86	.print string	. 64
7.87	.protected names	
7.88	.psize lines , columns	
7.89	.purgem name	. 64
7.90	.pushsection name [, subsection] [, "flags"[,	
@	type[,arguments]]]	. 64
7.91	.quad bignums	
7.92	<pre>.reloc offset, reloc_name[, expression]</pre>	. 65
7.93	.rept count	
7.94	.sbttl "subheading"	. 65
7.95	.scl class	
7.96	.section name	. 66
7.97	.set symbol, expression	. 68
7.98	.short expressions	. 68
7.99	.single flonums	. 69
7.100	.size	. 69
7.101	.skip size , fill	. 69
7.102	.sleb128 expressions	. 69
7.103	.space size , fill	. 69
7.104	.stabd, .stabn, .stabs	. 69
7.105	.string "str", .string8 "str", .string16	. 70
7.106	.struct expression	
7.107	.subsection name	. 71
7.108	.symver	. 71
7.109	.tag structname	
7.110	.text subsection	. 72

7	111 .title "heading"	72
7	7.112 .type	72
7	7.113 .uleb128 expressions	73
7	7.114 .val addr	73
7	7.115 .version "string"	74
7	7.116 .vtable_entry table, offset	74
7	7.117 .vtable_inherit child, parent	74
7	118 .warning "string"	74
7	119 .weak names	
	1.120 .weakref alias, target	74
7	.121 .word expressions	
7	7.122 Deprecated Directives	75
8	Object Attributes	77
8	3.1 GNU Object Attributes	
O	8.1.1 Common GNU attributes	
	8.1.2 MIPS Attributes	
	8.1.3 PowerPC Attributes	
8	3.2 Defining New Object Attributes	
0	Defining frew Object Hittibutes	10
9	Machine Dependent Features	<b>7</b> 9
9	.1 Alpha Dependent Features	80
	9.1.1 Notes	
	9.1.2 Options	
	9.1.3 Syntax	
	9.1.3.1 Special Characters	
	9.1.3.2 Register Names	
	9.1.3.3 Relocations	81
	9.1.4 Floating Point	83
	9.1.5 Alpha Assembler Directives	83
	9.1.6 Opcodes	86
9	ARC Dependent Features	87
	9.2.1 Options	87
	9.2.2 Syntax	87
	9.2.2.1 Special Characters	87
	9.2.2.2 Register Names	87
	9.2.3 Floating Point	87
	9.2.4 ARC Machine Directives	87
	9.2.5 Opcodes	90
9	ARM Dependent Features	91
	9.3.1 Options	91
	9.3.2 Syntax	93
	9.3.2.1 Instruction Set Syntax	93
	9.3.2.2 Special Characters	
	9.3.2.3 Register Names	
	9.3.2.4 NEON Alignment Specifiers	
	9.3.3 Floating Point	
	9.3.3.1 ARM relocation generation	94

vi Using as

	9.3.4	ARI	M Machine Directives	. 94
	9.3.5	Opc	odes	. 99
	9.3.6	Map	oping Symbols	100
	9.3.7	_	vinding	
9.4	AVI		pendent Features	
	9.4.1	_	ions	
	9.4.2	_	tax	
	•	.2.1	Special Characters	104
		.2.2		
		.2.3	Relocatable Expression Modifiers	
	9.4.3		odes	
9.5			Dependent Features	
	9.5.1		ions	
	9.5.1		tax	
		•		
	9.5.3		ectives	
9.6			ependent Features	112
	9.6.1		6 Operand Qualifiers	
9.7			pendent Features	
	9.7.1		nmand-line Options	
	9.7.2		ruction expansion	
	9.7.3		bols	
	9.7.4	·	tax	
	9.7	.4.1	Special Characters	
	9.7	.4.2	Symbols in position-independent code	116
	9.7	.4.3	Register names	117
	9.7	.4.4	Assembler Directives	117
9.8	D10	V De	ependent Features	119
	9.8.1	D10	V Options	119
	9.8.2	Synt	tax	119
	9.8	.2.1	Size Modifiers	119
	9.8	.2.2	Sub-Instructions	
	9.8	.2.3	Special Characters	120
		.2.4	Register Names	
		.2.5	Addressing Modes	
			©WORD Modifier	
	9.8.3		ating Point	122
	9.8.4		odes	122
9.9		_	ependent Features	123
	9.9.1		V Options	123
	9.9.2		tax	
		.2.1	Size Modifiers	123 $123$
		.2.1	Sub-Instructions	
		.2.3	Special Characters	123
		.2.4	Guarded Execution	
		.2.5	Register Names	125
		.2.6	Addressing Modes	
	9.9.3		ting Point	126
	9.9.4	Opc	odes	-126

9.10  H8/	300 Dependent Features	. 127
9.10.1	Options	. 127
9.10.2	Syntax	. 127
9.10	.2.1 Special Characters	. 127
9.10	.2.2 Register Names	127
9.10	9	
9.10.3	Floating Point	
9.10.4	H8/300 Machine Directives	
9.10.5	Opcodes	
	PA Dependent Features	
9.11.1	Notes	
9.11.2	Options	
9.11.3	Syntax	
9.11.4	Floating Point	
9.11.5	HPPA Assembler Directives	
9.11.6	Opcodes	
	./390 Dependent Features	
9.12 ESA 9.12.1	, -	
	Notes	
9.12.2	Options	
9.12.3	Syntax	
9.12.4	Floating Point	
9.12.5	ESA/390 Assembler Directives	
9.12.6	Opcodes	
	36 Dependent Features	
9.13.1	Options	
9.13.2	x86 specific Directives	
9.13.3	AT&T Syntax versus Intel Syntax	
9.13.4	Instruction Naming	
9.13.5	AT&T Mnemonic versus Intel Mnemonic	
9.13.6	Register Naming	
9.13.7	Instruction Prefixes	
9.13.8	Memory References	. 143
9.13.9	Handling of Jump Instructions	. 144
	Floating Point	
9.13.11	Intel's MMX and AMD's 3DNow! SIMD Operations	. 144
9.13.12	AMD's Lightweight Profiling Instructions	. 145
9.13.13	Writing 16-bit Code	. 145
9.13.14	AT&T Syntax bugs	. 146
9.13.15	Specifying CPU Architecture	. 146
9.13.16	Notes	
9.14 Inte	l i860 Dependent Features	. 148
9.14.1	i860 Notes	
9.14.2	i860 Command-line Options	. 148
9.14	*	
9.14	1 0 1	
9.14.3	i860 Machine Directives	
9.14.4	i860 Opcodes	
9.14		
0.11	(pooddo inotidotoli)	10

viii Using as

9.15 Intel	l 80960 Dependent Features	151
9.15.1	i960 Command-line Options	151
9.15.2	Floating Point	152
9.15.3	i960 Machine Directives	152
9.15.4	i960 Opcodes	
9.15	.4.1 callj	153
9.15	.4.2 Compare-and-Branch	
	4 Dependent Features	
9.16.1	Options	
9.16.2	Syntax	
9.16	v	
	2.2 Register Names	
	2.3 IA-64 Processor-Status-Register (PSR) Bit Names	100
5.10	2.0 III 04 I Toccissor Statuts Register (1 STc) Bit Traines	156
9.16	2.4 Relocations	
9.16.3	Opcodes	
	K Dependent Features	
9.17.1	IP2K Options	
	22 Dependent Features	
9.18.1	Options	
9.18.2	Syntax	
9.18		
	2.2.2 Relocatable Expression Modifiers	
9.18.3	1	
	C Dependent Features	
9.19 W132 9.19.1	M32C Options	
9.19.1 $9.19.2$		
	Symbolic Operand Modifiers	
	R Dependent Features	
9.20.1	M32R Options	
9.20.2	M32R Directives	
9.20.3	M32R Warnings	
	0x0 Dependent Features	
9.21.1	M680x0 Options	
9.21.2	Syntax	
	Motorola Syntax	
9.21.4	Floating Point	
9.21.5	680x0 Machine Directives	
9.21.6	Opcodes	
9.21	1	
9.21	1	
9.22 M68	HC11 and M68HC12 Dependent Features	
9.22.1	M68HC11 and M68HC12 Options	
9.22.2	Syntax	
9.22.3	Symbolic Operand Modifiers	178
9.22.4	Assembler Directives	179
9.22.5	Floating Point	179
9.22.6	Opcodes	180
9.22	.6.1 Branch Improvement	180

9.23 Mic	roBlaze Dependent Features	. 181
9.23.1	Directives	. 181
9.24 MIF	PS Dependent Features	. 182
9.24.1	Assembler options	. 182
9.24.2	MIPS ECOFF object code	. 186
9.24.3	Directives for debugging information	. 187
9.24.4	Directives to override the size of symbols	. 187
9.24.5	Directives to override the ISA level	. 188
9.24.6	Directives for extending MIPS 16 bit instructions	. 188
9.24.7	Directive to mark data as an instruction	. 188
9.24.8	Directives to save and restore options	. 189
9.24.9	Directives to control generation of MIPS ASE instruction	ons
	Directives to override floating-point options	
	IIX Dependent Features	
9.25.1	Command-line Options	
9.25.2	Instruction expansion	
9.25.3	Syntax	
	3.1 Special Characters	
9.25	v	
	.3.3 Register names	
	3.3.4 Assembler Directives	
	Differences to mmixal	
	P 430 Dependent Features	
9.26.1	Options	
9.26.2	Syntax	
	5.2.1 Macros	
	5.2.2 Special Characters	
	2.2.3 Register Names	
9.26	5.2.4 Assembler Extensions	
9.26.3	Floating Point	
9.26.4	MSP 430 Machine Directives	
9.26.5	Opcodes	
9.26.6	Profiling Capability	
9.27 PDI	P-11 Dependent Features	. 202
9.27.1	Options	
9.27	1	
9.27	1	
9.27	7.1.3 CPU Model Options	. 203
9.27	7.1.4 Machine Model Options	. 203
9.27.2	Assembler Directives	. 204
9.27.3	PDP-11 Assembly Language Syntax	. 204
9.27.4	Instruction Naming	. 204
9.27.5	Synthetic Instructions	. 205
9.28 picc	Java Dependent Features	. 206
9.28.1	Options	. 206
9.29 Pow	verPC Dependent Features	. 207
0.20.1	Ontions	207

9.29.2 PowerPC Assembler Directives	208
9.30 RX Dependent Features	209
9.30.1 RX Options	209
9.30.2 Symbolic Operand Modifiers	209
9.30.3 Assembler Directives	
9.30.4 Floating Point	
9.31 IBM S/390 Dependent Features	
9.31.1 Options	
9.31.2 Special Characters	
9.31.3 Instruction syntax	211
9.31.3.1 Register naming	
9.31.3.2 Instruction Mnemonics	
9.31.3.3 Instruction Operands	213
9.31.3.4 Instruction Formats	
9.31.3.5 Instruction Aliases	
9.31.3.6 Instruction Operand Modifier	
9.31.3.7 Instruction Marker	
9.31.3.8 Literal Pool Entries	
9.31.4 Assembler Directives	
9.31.5 Floating Point	
9.32 SCORE Dependent Features	
9.32.1 Options	
9.32.2 SCORE Assembler Directives	
9.33 Renesas / SuperH SH Dependent Features	
9.33.1 Options	
9.33.2 Syntax	
9.33.2.1 Special Characters	
9.33.2.2 Register Names	
9.33.2.3 Addressing Modes	
9.33.3 Floating Point	
9.33.4 SH Machine Directives	
9.33.5 Opcodes	
9.34 SuperH SH64 Dependent Features	
9.34.1 Options	
9.34.2 Syntax	
9.34.2.1 Special Characters	
9.34.2.2 Register Names	
9.34.2.3 Addressing Modes	
9.34.3 SH64 Machine Directives	
9.34.4 Opcodes	233
9.35 SPARC Dependent Features	234
9.35.1 Options	
	234
8 8	
9.35.3 Sparc Syntax	235
9.35.3.1 Special Characters	235
9.35.3.2 Register Names	
9.35.3.4 Relocations	237 238
STATE A THEOREM TO THE	7.00

9.35.3.5 Size Translations	. 240
9.35.4 Floating Point	. 241
9.35.5 Sparc Machine Directives	. 241
9.36 TIC54X Dependent Features	. 243
9.36.1 Options	. 243
9.36.2 Blocking	. 243
9.36.3 Environment Settings	. 243
9.36.4 Constants Syntax	
9.36.5 String Substitution	
9.36.6 Local Labels	
9.36.7 Math Builtins	. 244
9.36.8 Extended Addressing	
9.36.9 Directives	
9.36.10 Macros	
9.36.11 Memory-mapped Registers	
9.37 TIC6X Dependent Features	
9.37.1 TIC6X Options	
1	
9.37.2 TIC6X Syntax	
9.38 Z80 Dependent Features	
9.38.1 Options	
9.38.2 Syntax	
9.38.2.1 Special Characters	
9.38.2.2 Register Names	
9.38.2.3 Case Sensitivity	
9.38.3 Floating Point	
9.38.4 Z80 Assembler Directives	. 255
9.38.5 Opcodes	. 256
9.39 Z8000 Dependent Features	
9.39.1 Options	. 257
9.39.2 Syntax	. 257
9.39.2.1 Special Characters	. 257
9.39.2.2 Register Names	. 257
9.39.2.3 Addressing Modes	. 257
9.39.3 Assembler Directives for the Z8000	
9.39.4 Opcodes	. 259
9.40 VAX Dependent Features	
9.40.1 VAX Command-Line Options	
9.40.2 VAX Floating Point	
9.40.3 Vax Machine Directives	
9.40.4 VAX Opcodes	
9.40.5 VAX Branch Improvement	
9.40.6 VAX Operands	
9.40.7 Not Supported on VAX	
9.40.7 Not Supported on VAX	
9.41.1 Options	
9.41.2 Syntax	
9.41.2.1 Special Characters	. 204

xii Using as

9.41.2.2 Register Names	. 264
9.41.3 Floating Point	. 266
9.41.4 V850 Machine Directives	. 266
9.41.5 Opcodes	. 267
9.42 Xtensa Dependent Features	. 270
9.42.1 Command Line Options	. 270
9.42.2 Assembler Syntax	. 271
9.42.2.1 Opcode Names	. 271
9.42.2.2 Register Names	. 272
9.42.3 Xtensa Optimizations	. 272
9.42.3.1 Using Density Instructions	. 272
9.42.3.2 Automatic Instruction Alignment	. 272
9.42.4 Xtensa Relaxation	. 273
9.42.4.1 Conditional Branch Relaxation	. 273
9.42.4.2 Function Call Relaxation	. 274
9.42.4.3 Other Immediate Field Relaxation	. 274
9.42.5 Directives	
9.42.5.1 schedule	
9.42.5.2 longcalls	
9.42.5.3 transform	
9.42.5.4 literal	
9.42.5.5 literal_position	
9.42.5.6 literal_prefix	
9.42.5.7 absolute-literals	. 278
10 Reporting Bugs	270
8 8	
10.1 Have You Found a Bug?	
10.2 How to Report Bugs	. 279
11 Acknowledgements	<b>283</b>
Annual de A CNII De De Come de l'est de l'est	
Appendix A GNU Free Documentation Licen	
	285
ACT	000
AS Index	<b>293</b>

# 1 Overview

This manual is a user guide to the GNU assembler as.

Here is a brief summary of how to invoke as. For details, see Chapter 2 [Command-Line Options], page 19.

```
as [-a[cdghlns][=file]] [-alternate] [-D]
 [-debug-prefix-map old=new]
 [-defsym sym=val] [-f] [-g] [-gstabs]
 [-gstabs+] [-gdwarf-2] [-help] [-I dir] [-J]
 [-K] [-L] [-listing-lhs-width=NUM]
 [-listing-lhs-width2=NUM] [-listing-rhs-width=NUM]
 [-listing-cont-lines=NUM] [-keep-locals] [-o
 objfile] [-R] [-reduce-memory-overheads] [-statistics]
 [-v] [-version] [-W] [-warn]
 [-fatal-warnings] [-w] [-x] [oFILE]
 [-target-help] [target-options]
 [-|files ...]
Target Alpha options:
   [-mcpu]
   [-mdebug | -no-mdebug]
   [-replace | -noreplace]
   [-relax] [-g] [-Gsize]
   [-F] [-32addr]
Target ARC options:
   [-marc[5|6|7|8]]
   [-EB|-EL]
Target ARM options:
   [-mcpu=processor[+extension...]]
   [-march=architecture[+extension...]]
   [-mfpu=floating-point-format]
   [-mfloat-abi=abi]
   [-meabi=ver]
   [-mthumb]
   [-EB|-EL]
   [-mapcs-32 | -mapcs-26 | -mapcs-float |
    -mapcs-reentrant]
   [-mthumb-interwork] [-k]
Target Blackfin options:
   [-mcpu=processor[-sirevision]]
   [-mfdpic]
   [-mno-fdpic]
   [-mnopic]
Target CRIS options:
   [-underscore | -no-underscore]
   [-pic] [-N]
   [-emulation=criself | -emulation=crisaout]
   [-march=v0\_v10 \ | \ -march=v10 \ | \ -march=v32 \ | \ -march=common\_v10\_v32]
Target D10V options:
   [-0]
Target D30V options:
```

```
[-O|-n|-N]
Target H8/300 options:
   [-h-tick-hex]
Target i386 options:
   [-32|-64] [-n]
   [-march=CPU[+EXTENSION...]] [-mtune=CPU]
Target i960 options:
   [-ACA|-ACA_A|-ACB|-ACC|-AKA|-AKB|
    -AKC|-AMC]
   [-b] [-no-relax]
Target IA-64 options:
   [-mconstant-gp|-mauto-pic]
   \llbracket -milp32 \, | \, -milp64 \, | \, -mlp64 \, | \, -mp64 \rrbracket
   [-mle|mbe]
   [-mtune=itanium1|-mtune=itanium2]
   [-munwind-check=warning|-munwind-check=error]
   [-mhint.b=ok|-mhint.b=warning|-mhint.b=error]
   [-x|-xexplicit] [-xauto] [-xdebug]
Target IP2K options:
   [-mip2022|-mip2022ext]
Target M32C options:
   [-m32c|-m16c] [-relax] [-h-tick-hex]
Target M32R options:
   [-m32rx | -[no-]warn-explicit-parallel-conflicts |
   -W[n]p
Target M680X0 options:
   [-l] [-m68000|-m68010|-m68020|...]
Target M68HC11 options:
   [-m68hc11 | -m68hc12 | -m68hcs12]
   [-mshort|-mlong]
   [-mshort\text{-}double\,|\,-mlong\text{-}double\,]
   [-force-long-branches] [-short-branches]
   [-strict-direct-mode] [-print-insn-syntax]
   [-print-opcodes] [-generate-example]
Target MCORE options:
   [-jsri2bsr] [-sifilter] [-relax]
   [-mcpu=[210 | 340]]
Target MICROBLAZE options:
Target MIPS options:
   [-nocpp] [-EL] [-EB] [-O[optimization level]]
   [-g[debug level]] [-G num] [-KPIC] [-call_shared]
   [-non_shared] [-xgot [-mvxworks-pic]
   [-mabi=ABI] [-32] [-n32] [-64] [-mfp32] [-mgp32]
   [-march=CPU] [-mtune=CPU] [-mips1] [-mips2]
   [-mips3] [-mips4] [-mips5] [-mips32] [-mips32r2]
   [-mips64] [-mips64r2]
   [-construct-floats] [-no-construct-floats]
```

```
[-trap] [-no-break] [-break] [-no-trap]
   [-mips16] [-no-mips16]
   [-mmicromips] [-mno-micromips]
   [-msmartmips] [-mno-smartmips]
   [-mips3d] [-no-mips3d]
   [-mdmx] [-no-mdmx]
   [-mdsp] [-mno-dsp]
   [-mdspr2] [-mno-dspr2]
   [-mmt] [-mno-mt]
   [-mmcu] [-mno-mcu]
   [-mfix7000] [-mno-fix7000]
   [-mfix-vr4120] [-mno-fix-vr4120]
   [-mfix-vr4130] [-mno-fix-vr4130]
   [-mdebug] [-no-mdebug]
   [-mpdr] [-mno-pdr]
Target MMIX options:
   [-fixed-special-register-names] [-globalize-symbols]
   [-gnu-syntax] [-relax] [-no-predefined-symbols]
   [-no-expand] [-no-merge-gregs] [-x]
   [-linker-allocated-gregs]
Target PDP11 options:
   [-mpic|-mno-pic] [-mall] [-mno-extensions]
   [-mextension|-mno-extension]
   [-mcpu] [-mmachine]
Target picoJava options:
   [-mb|-me]
Target PowerPC options:
   [-mpwrx | -mpwr2 | -mpwr | -m601 | -mppc | -mppc32 | -m603 | -m604 |
    -m403 \mid -m405 \mid -mppc64 \mid -m620 \mid -mppc64  \mid -mbooke \mid
   [-mcom|-many|-maltivec|-mvsx] [-memb]
   [-mregnames | -mno-regnames]
   [-mrelocatable|-mrelocatable-lib]
   [-mlittle | -mlittle-endian | -mbig | -mbig-endian]
   [-msolaris|-mno-solaris]
Target RX options:
   [-mlittle-endian|-mbig-endian]
   [-m32bit-ints|-m16bit-ints]
   [-m32bit-doubles|-m64bit-doubles]
Target s390 options:
   [-m31|-m64] [-mesa|-mzarch] [-march=CPU]
   [-mregnames | -mno-regnames]
   [-mwarn-areg-zero]
Target SCORE options:
   [-EB] [-EL] [-FIXDD] [-NWARN]
   [-SCORE5] [-SCORE5U] [-SCORE7] [-SCORE3]
   [-march=score7] [-march=score3]
   [-USE_R1] [-KPIC] [-O0] [-G num] [-V]
Target SPARC options:
   [-Av6|-Av7|-Av8|-Asparclet|-Asparclite
    -Av8plus | -Av8plusa | -Av9 | -Av9a]
```

```
[-xarch=v8plus|-xarch=v8plusa] [-bump]
   [-32 | -64]
Target TIC54X options:
 [-mcpu=54[123589] | -mcpu=54[56] | [-mfar-mode|-mf]
 [-merrors-to-file <filename>|-me <filename>]
Target TIC6X options:
   [-march=arch] [-matomic|-mno-atomic]
   [-mbig-endian|-mlittle-endian]
Target Z80 options:
  [-z80] [-r800]
  [ -ignore-undocumented-instructions] [-Wnud]
  [-ignore-unportable-instructions] [-Wnup]
  [-warn-undocumented-instructions] [-Wud]
  [-warn-unportable-instructions] [-Wup]
  [-forbid-undocumented-instructions] [-Fud]
  [-forbid-unportable-instructions] [-Fup]
Target Xtensa options:
 [-[no-]text-section-literals] [-[no-]absolute-literals]
 [-[no-]target-align] [-[no-]longcalls]
 [-[no-]transform]
 [-rename-section oldname=newname]
```

**@file** Read command-line options from *file*. The options read are inserted in place of the original **@***file* option. If *file* does not exist, or cannot be read, then the option will be treated literally, and not removed.

Options in *file* are separated by whitespace. A whitespace character may be included in an option by surrounding the entire option in either single or double quotes. Any character (including a backslash) may be included by prefixing the character to be included with a backslash. The *file* may itself contain additional @file options; any such options will be processed recursively.

# -a[cdghlmns]

Turn on listings, in any of a variety of ways:

-ac	omit false conditionals
-ad	omit debugging directives
-ag	include general information, like as version and options passed
-ah	include high-level source
-al	include assembly
-am	include macro expansions
-an	omit forms processing
-as	include symbols
=file	set the name of the listing file

You may combine these options; for example, use '-aln' for assembly listing without forms processing. The '=file' option, if used, must be the last one. By itself, '-a' defaults to '-ahls'.

#### --alternate

Begin in alternate macro mode. See Section 7.4 [.altmacro], page 46.

-D Ignored. This option is accepted for script compatibility with calls to other assemblers.

# --debug-prefix-map old=new

When assembling files in directory 'old', record debugging information describing them as in 'new' instead.

# --defsym sym=value

Define the symbol sym to be value before assembling the input file. value must be an integer constant. As in C, a leading '0x' indicates a hexadecimal value, and a leading '0' indicates an octal value. The value of the symbol can be overridden inside a source file via the use of a .set pseudo-op.

-f "fast"—skip whitespace and comment preprocessing (assume source is compiler output).

### -g

### --gen-debug

Generate debugging information for each assembler source line using whichever debug format is preferred by the target. This currently means either STABS, ECOFF or DWARF2.

--gstabs Generate stabs debugging information for each assembler line. This may help debugging assembler code, if the debugger can handle it.

#### --gstabs+

Generate stabs debugging information for each assembler line, with GNU extensions that probably only gdb can handle, and that could make other debuggers crash or refuse to read your program. This may help debugging assembler code. Currently the only GNU extension is the location of the current working directory at assembling time.

#### --gdwarf-2

Generate DWARF2 debugging information for each assembler line. This may help debugging assembler code, if the debugger can handle it. Note—this option is only supported by some targets, not all of them.

--help Print a summary of the command line options and exit.

## --target-help

Print a summary of all target specific options and exit.

- -I dir Add directory dir to the search list for .include directives.
- -J Don't warn about signed overflow.
- -K Issue warnings when difference tables altered for long displacements.

-L

# --keep-locals

Keep (in the symbol table) local symbols. These symbols start with system-specific local label prefixes, typically '.L' for ELF systems or 'L' for traditional a.out systems. See Section 5.3 [Symbol Names], page 37.

## --listing-lhs-width=number

Set the maximum width, in words, of the output data column for an assembler listing to *number*.

## --listing-lhs-width2=number

Set the maximum width, in words, of the output data column for continuation lines in an assembler listing to *number*.

# --listing-rhs-width=number

Set the maximum width of an input source line, as displayed in a listing, to number bytes.

### --listing-cont-lines=number

Set the maximum number of lines printed in a listing for a single line of input to number + 1.

## -o objfile

Name the object-file output from as objfile.

-R Fold the data section into the text section.

Set the default size of GAS's hash tables to a prime number close to *number*. Increasing this value can reduce the length of time it takes the assembler to perform its tasks, at the expense of increasing the assembler's memory requirements. Similarly reducing this value can reduce the memory requirements at the expense of speed.

### --reduce-memory-overheads

This option reduces GAS's memory requirements, at the expense of making the assembly processes slower. Currently this switch is a synonym for '--hash-size=4051', but in the future it may have other effects as well.

#### --statistics

Print the maximum space (in bytes) and total time (in seconds) used by assembly.

#### --strip-local-absolute

Remove local absolute symbols from the outgoing symbol table.

**-**₹

-version Print the as version.

#### --version

Print the as version and exit.

-W

#### --no-warn

Suppress warning messages.

### --fatal-warnings

Treat warnings as errors.

--warn Don't suppress warning messages or treat them as errors.

-w Ignored.

-x Ignored.

-Z Generate an object file even after errors.

# -- | files ...

Standard input, or source files to assemble.

The following options are available when as is configured for an ARC processor.

# -marc[5|6|7|8]

This option selects the core processor variant.

-EB | -EL Select either big-endian (-EB) or little-endian (-EL) output.

The following options are available when as is configured for the ARM processor family.

## -mcpu=processor[+extension...]

Specify which ARM processor variant is the target.

### -march=architecture[+extension...]

Specify which ARM architecture variant is used by the target.

## -mfpu=floating-point-format

Select which Floating Point architecture is the target.

### -mfloat-abi=abi

Select which floating point ABI is in use.

-mthumb Enable Thumb only instruction decoding.

# -mapcs-32 | -mapcs-26 | -mapcs-float | -mapcs-reentrant

Select which procedure calling convention is in use.

-EB | -EL Select either big-endian (-EB) or little-endian (-EL) output.

### -mthumb-interwork

Specify that the code has been generated with interworking between Thumb and ARM code in mind.

-k Specify that PIC code has been generated.

The following options are available when as is configured for the Blackfin processor family.

## -mcpu=processor[-sirevision]

This option specifies the target processor. The optional *sirevision* is not used in assembler.

-mfdpic Assemble for the FDPIC ABI.

#### -mno-fdpic

-mnopic Disable -mfdpic.

See the info pages for documentation of the CRIS-specific options.

The following options are available when as is configured for a D10V processor.

-0 Optimize output by parallelizing instructions.

The following options are available when as is configured for a D30V processor.

- -0 Optimize output by parallelizing instructions.
- -n Warn when nops are generated.
- -N Warn when a nop after a 32-bit multiply instruction is generated.

The following options are available when as is configured for the Intel 80960 processor.

## -ACA | -ACA\_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC

Specify which variant of the 960 architecture is the target.

-b Add code to collect statistics about branches taken.

#### -no-relax

Do not alter compare-and-branch instructions for long displacements; error if necessary.

The following options are available when as is configured for the Ubicom IP2K series.

## -mip2022ext

Specifies that the extended IP2022 instructions are allowed.

-mip2022 Restores the default behaviour, which restricts the permitted instructions to just the basic IP2022 ones.

The following options are available when as is configured for the Renesas M32C and M16C processors.

- -m32c Assemble M32C instructions.
- -m16c Assemble M16C instructions (the default).
- -relax Enable support for link-time relaxations.

#### -h-tick-hex

Support H'00 style hex constants in addition to 0x00 style.

The following options are available when as is configured for the Renesas M32R (formerly Mitsubishi M32R) series.

--m32rx Specify which processor in the M32R family is the target. The default is normally the M32R, but this option changes it to the M32RX.

#### --warn-explicit-parallel-conflicts or --Wp

Produce warning messages when questionable parallel constructs are encountered.

## --no-warn-explicit-parallel-conflicts or --Wnp

Do not produce warning messages when questionable parallel constructs are encountered.

The following options are available when as is configured for the Motorola 68000 series.

-1 Shorten references to undefined symbols, to one word instead of two.

```
-m68000 | -m68008 | -m68010 | -m68020 | -m68030 | -m68040 | -m68060 | -m68302 | -m68331 | -m68332 | -m68333 | -m68340 | -mcpu32 | -m5200
```

Specify what processor in the 68000 family is the target. The default is normally the 68020, but this can be changed at configuration time.

#### -m68881 | -m68882 | -mno-68881 | -mno-68882

The target machine does (or does not) have a floating-point coprocessor. The default is to assume a coprocessor for 68020, 68030, and cpu32. Although the basic 68000 is not compatible with the 68881, a combination of the two can be specified, since it's possible to do emulation of the coprocessor instructions with the main processor.

## -m68851 | -mno-68851

The target machine does (or does not) have a memory-management unit coprocessor. The default is to assume an MMU for 68020 and up.

For details about the PDP-11 machine dependent features options, see Section 9.27.1 [PDP-11-Options], page 202.

### -mpic | -mno-pic

Generate position-independent (or position-dependent) code. The default is '-mpic'.

#### -mall

## -mall-extensions

Enable all instruction set extensions. This is the default.

#### -mno-extensions

Disable all instruction set extensions.

## -mextension | -mno-extension

Enable (or disable) a particular instruction set extension.

-mcpu Enable the instruction set extensions supported by a particular CPU, and disable all other extensions.

#### -mmachine

Enable the instruction set extensions supported by a particular machine model, and disable all other extensions.

The following options are available when as is configured for a picoJava processor.

-mb Generate "big endian" format output.

-ml Generate "little endian" format output.

The following options are available when as is configured for the Motorola 68HC11 or 68HC12 series.

# -m68hc11 | -m68hc12 | -m68hcs12

Specify what processor is the target. The default is defined by the configuration option when building the assembler.

- -mshort Specify to use the 16-bit integer ABI.
- -mlong Specify to use the 32-bit integer ABI.

#### -mshort-double

Specify to use the 32-bit double ABI.

## -mlong-double

Specify to use the 64-bit double ABI.

# --force-long-branches

Relative branches are turned into absolute ones. This concerns conditional branches, unconditional branches and branches to a sub routine.

### -S | --short-branches

Do not turn relative branches into absolute ones when the offset is out of range.

#### --strict-direct-mode

Do not turn the direct addressing mode into extended addressing mode when the instruction does not support direct addressing mode.

## --print-insn-syntax

Print the syntax of instruction in case of error.

### --print-opcodes

print the list of instructions with syntax and then exit.

## --generate-example

print an example of instruction for each possible instruction and then exit. This option is only useful for testing as.

The following options are available when as is configured for the SPARC architecture:

# -Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite

# -Av8plus | -Av8plusa | -Av9 | -Av9a

Explicitly select a variant of the SPARC architecture.

'-Av8plus' and '-Av8plusa' select a 32 bit environment. '-Av9' and '-Av9a' select a 64 bit environment.

'-Av8plusa' and '-Av9a' enable the SPARC V9 instruction set with Ultra-SPARC extensions.

# -xarch=v8plus | -xarch=v8plusa

For compatibility with the Solaris v9 assembler. These options are equivalent to -Av8plus and -Av8plusa, respectively.

-bump Warn when the assembler switches to another architecture.

The following options are available when as is configured for the 'c54x architecture.

#### -mfar-mode

Enable extended addressing mode. All addresses and relocations will assume extended addressing (usually 23 bits).

#### -mcpu=CPU\_VERSION

Sets the CPU version being compiled for.

#### -merrors-to-file FILENAME

Redirect error output to a file, for broken systems which don't support such behaviour in the shell.

The following options are available when as is configured for a MIPS processor.

-G num Thi

This option sets the largest size of an object that can be referenced implicitly with the gp register. It is only accepted for targets that use ECOFF format, such as a DECstation running Ultrix. The default value is 8.

-EB Generate "big endian" format output.

-EL Generate "little endian" format output.

-mips1

-mips2

-mips3

-mips4

-mips5

-mips32

-mips32r2

-mips64

-mips64r2

Generate code for a particular MIPS Instruction Set Architecture level. '-mips1' is an alias for '-march=r3000', '-mips2' is an alias for '-march=r6000', '-mips3' is an alias for '-march=r4000' and '-mips4' is an alias for '-march=r8000'. '-mips5', '-mips32', '-mips32r2', '-mips64', and '-mips64r2' correspond to generic 'MIPS V', 'MIPS32', 'MIPS32 Release 2', 'MIPS64', and 'MIPS64 Release 2' ISA processors, respectively.

# -march=CPU

Generate code for a particular MIPS cpu.

#### -mtune=cpu

Schedule and tune for a particular MIPS cpu.

#### -mfix7000

#### -mno-fix7000

Cause nops to be inserted if the read of the destination register of an mfhi or mflo instruction occurs in the following two instructions.

## -mdebug

#### -no-mdebug

Cause stabs-style debugging output to go into an ECOFF-style .mdebug section instead of the standard ELF .stabs sections.

#### -mpdr

-mno-pdr Control generation of .pdr sections.

#### -mgp32

-mfp32

The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 32 bits wide at all times. '-mgp32' controls the size of general-purpose registers and '-mfp32' controls the size of floating-point registers.

#### -mips16

## -no-mips16

Generate code for the MIPS 16 processor. This is equivalent to putting .set mips16 at the start of the assembly file. '-no-mips16' turns off this option.

#### -mmicromips

#### -mno-micromips

Generate code for the microMIPS processor. This is equivalent to putting .set micromips at the start of the assembly file. '-mno-micromips' turns off this option. This is equivalent to putting .set nomicromips at the start of the assembly file.

#### -msmartmips

## -mno-smartmips

Enables the SmartMIPS extension to the MIPS32 instruction set. This is equivalent to putting .set smartmips at the start of the assembly file. '-mno-smartmips' turns off this option.

#### -mips3d

### -no-mips3d

Generate code for the MIPS-3D Application Specific Extension. This tells the assembler to accept MIPS-3D instructions. '-no-mips3d' turns off this option.

#### -mdmx

-no-mdmx Generate code for the MDMX Application Specific Extension. This tells the assembler to accept MDMX instructions. '-no-mdmx' turns off this option.

# -mdsp

-mno-dsp Generate code for the DSP Release 1 Application Specific Extension. This tells the assembler to accept DSP Release 1 instructions. '-mno-dsp' turns off this option.

## -mdspr2

#### -mno-dspr2

Generate code for the DSP Release 2 Application Specific Extension. This option implies -mdsp. This tells the assembler to accept DSP Release 2 instructions. '-mno-dspr2' turns off this option.

#### -mmt

-mno-mt Generate code for the MT Application Specific Extension. This tells the assembler to accept MT instructions. '-mno-mt' turns off this option.

#### -mmc11

-mno-mcu Generate code for the MCU Application Specific Extension. This tells the assembler to accept MCU instructions. '-mno-mcu' turns off this option.

#### --construct-floats

#### --no-construct-floats

The '--no-construct-floats' option disables the construction of double width floating point constants by loading the two halves of the value into the two single width floating point registers that make up the double width register. By default '--construct-floats' is selected, allowing construction of these floating point constants.

#### --emulation=name

This option causes as to emulate as configured for some other target, in all respects, including output format (choosing between ELF and ECOFF only), handling of pseudo-opcodes which may generate debugging information or store symbol table information, and default endianness. The available configuration names are: 'mipsecoff', 'mipself', 'mipslecoff', 'mipsbecoff', 'mipslelf', 'mipsbelf'. The first two do not alter the default endianness from that of the primary target for which the assembler was configured; the others change the default to little- or big-endian as indicated by the 'b' or '1' in the name. Using '-EB' or '-EL' will override the endianness selection in any case.

This option is currently supported only when the primary target as is configured for is a MIPS ELF or ECOFF target. Furthermore, the primary target or others specified with '--enable-targets=...' at configuration time must include support for the other format, if both are to be available. For example, the Irix 5 configuration includes support for both.

Eventually, this option will support more configurations, with more fine-grained control over the assembler's behavior, and will be supported for more processors.

-nocpp as ignores this option. It is accepted for compatibility with the native tools.

- --trap
- --no-trap
- --break
- --no-break

Control how to deal with multiplication overflow and division by zero. '--trap' or '--no-break' (which are synonyms) take a trap exception (and only work for Instruction Set Architecture level 2 and higher); '--break' or '--no-trap' (also synonyms, and the default) take a break exception.

-n When this option is used, as will issue a warning every time it generates a nop instruction from a macro.

The following options are available when as is configured for an MCore processor.

- -jsri2bsr
- -nojsri2bsr

Enable or disable the JSRI to BSR transformation. By default this is enabled. The command line option '-nojsri2bsr' can be used to disable it.

- -sifilter
- -nosifilter

Enable or disable the silicon filter behaviour. By default this is disabled. The default can be overridden by the '-sifilter' command line option.

-relax Alter jump instructions for long displacements.

#### -mcpu=[210|340]

Select the cpu type on the target hardware. This controls which instructions can be assembled.

-EB Assemble for a big endian target.

## -EL Assemble for a little endian target.

See the info pages for documentation of the MMIX-specific options.

See the info pages for documentation of the RX-specific options.

The following options are available when as is configured for the s390 processor family.

#### -m31

-m64 Select the word size, either 31/32 bits or 64 bits.

#### -mesa

-mzarch Select the architecture mode, either the Enterprise System Architecture (esa) or the z/Architecture mode (zarch).

#### -march=processor

Specify which s390 processor variant is the target, 'g6', 'g6', 'z900', 'z9-109', 'z9-ec', or 'z10'.

## -mregnames

#### -mno-regnames

Allow or disallow symbolic names for registers.

#### -mwarn-areg-zero

Warn whenever the operand for a base or index register has been specified but evaluates to zero.

The following options are available when as is configured for a TMS320C6000 processor.

#### -march=arch

Enable (only) instructions from architecture *arch*. By default, all instructions are permitted.

The following values of arch are accepted: c62x, c64x, c64x+, c67x, c67x+, c674x.

#### -matomic

#### -mno-atomic

Enable or disable the optional C64x+ atomic operation instructions. By default, they are enabled if no '-march' option is given, or if an architecture is specified with '-march' that implies these instructions are present (currently, there are no such architectures); they are disabled if an architecture is specified with '-march' on which the instructions are optional or not present. This option overrides such a default from the architecture, independent of the order in which the '-march' or '-matomic' or '-mno-atomic' options are passed.

## -mbig-endian

#### -mlittle-endian

Generate code for the specified endianness. The default is little-endian.

The following options are available when as is configured for an Xtensa processor.

### --text-section-literals | --no-text-section-literals

With '--text-section-literals', literal pools are interspersed in the text section. The default is '--no-text-section-literals', which places literals in

a separate section in the output file. These options only affect literals referenced via PC-relative L32R instructions; literals for absolute mode L32R instructions are handled separately.

## --absolute-literals | --no-absolute-literals

Indicate to the assembler whether L32R instructions use absolute or PC-relative addressing. The default is to assume absolute addressing if the Xtensa processor includes the absolute L32R addressing option. Otherwise, only the PC-relative L32R mode can be used.

# --target-align | --no-target-align

Enable or disable automatic alignment to reduce branch penalties at the expense of some code density. The default is '--target-align'.

## --longcalls | --no-longcalls

Enable or disable transformation of call instructions to allow calls across a greater range of addresses. The default is '--no-longcalls'.

### --transform | --no-transform

Enable or disable all assembler transformations of Xtensa instructions. The default is '--transform'; '--no-transform' should be used only in the rare cases when the instructions must be exactly as specified in the assembly source.

#### --rename-section oldname=newname

When generating output sections, rename the oldname section to newname.

The following options are available when as is configured for a Z80 family processor.

- -z80 Assemble for Z80 processor.
- -r800 Assemble for R800 processor.

# -ignore-undocumented-instructions

-Wnud Assemble undocumented Z80 instructions that also work on R800 without warning.

# -ignore-unportable-instructions

-Wnup Assemble all undocumented Z80 instructions without warning.

#### -warn-undocumented-instructions

-Wud Issue a warning for undocumented Z80 instructions that also work on R800.

#### -warn-unportable-instructions

-Wup Issue a warning for undocumented Z80 instructions that do not work on R800.

#### -forbid-undocumented-instructions

-Fud Treat all undocumented instructions as errors.

#### -forbid-unportable-instructions

-Fup Treat undocumented Z80 instructions that do not work on R800 as errors.

# 1.1 Structure of this Manual

This manual is intended to describe what you need to know to use GNU as. We cover the syntax expected in source files, including notation for symbols, constants, and expressions; the directives that as understands; and of course how to invoke as.

This manual also describes some of the machine-dependent features of various flavors of the assembler.

On the other hand, this manual is *not* intended as an introduction to programming in assembly language—let alone programming in general! In a similar vein, we make no attempt to introduce the machine architecture; we do *not* describe the instruction set, standard mnemonics, registers or addressing modes that are standard to a particular architecture. You may want to consult the manufacturer's machine architecture manual for this information.

# 1.2 The GNU Assembler

GNU as is really a family of assemblers. If you use (or have used) the GNU assembler on one architecture, you should find a fairly similar environment when you use it on another architecture. Each version has much in common with the others, including object file formats, most assembler directives (often called *pseudo-ops*) and assembler syntax.

as is primarily intended to assemble the output of the GNU C compiler gcc for use by the linker 1d. Nevertheless, we've tried to make as assemble correctly everything that other assemblers for the same machine would assemble. Any exceptions are documented explicitly (see Chapter 9 [Machine Dependencies], page 79). This doesn't mean as always uses the same syntax as another assembler for the same architecture; for example, we know of several incompatible versions of 680x0 assembly language syntax.

Unlike older assemblers, as is designed to assemble a source program in one pass of the source file. This has a subtle impact on the .org directive (see Section 7.82 [.org], page 62).

# 1.3 Object File Formats

The GNU assembler can be configured to produce several alternative object file formats. For the most part, this does not affect how you write assembly language programs; but directives for debugging symbols are typically different in different file formats. See Section 5.5 [Symbol Attributes], page 39.

# 1.4 Command Line

After the program name as, the command line may contain options and file names. Options may appear in any order, and may be before, after, or between file names. The order of file names is significant.

'--' (two hyphens) by itself names the standard input file explicitly, as one of the files for as to assemble.

Except for '--' any command line argument that begins with a hyphen ('-') is an option. Each option changes the behavior of as. No option changes the way another option works. An option is a '-' followed by one or more letters; the case of the letter is important. All options are optional.

Some options expect exactly one file name to follow them. The file name may either immediately follow the option's letter (compatible with older assemblers) or it may be the next command argument (GNU standard). These two command lines are equivalent:

```
as -o my-object-file.o mumble.s as -omy-object-file.o mumble.s
```

# 1.5 Input Files

We use the phrase *source program*, abbreviated *source*, to describe the program input to one run of as. The program may be in one or more files; how the source is partitioned into files doesn't change the meaning of the source.

The source program is a concatenation of the text in all the files, in the order specified.

Each time you run as it assembles exactly one source program. The source program is made up of one or more files. (The standard input is also a file.)

You give as a command line that has zero or more input file names. The input files are read (from left file name to right). A command line argument (in any position) that has no special meaning is taken to be an input file name.

If you give as no file names it attempts to read one input file from the as standard input, which is normally your terminal. You may have to type ctl-D to tell as there is no more program to assemble.

Use '--' if you need to explicitly name the standard input file in your command line.

If the source is empty, as produces a small, empty object file.

#### Filenames and Line-numbers

There are two ways of locating a line in the input file (or files) and either may be used in reporting error messages. One way refers to a line number in a physical file; the other refers to a line number in a "logical" file. See Section 1.7 [Error and Warning Messages], page 18.

Physical files are those files named in the command line given to as.

Logical files are simply names declared explicitly by assembler directives; they bear no relation to physical files. Logical file names help error messages reflect the original source file, when as source is itself synthesized from other files. as understands the '#' directives emitted by the gcc preprocessor. See also Section 7.51 [.file], page 52.

# 1.6 Output (Object) File

Every time you run as it produces an output file, which is your assembly language program translated into numbers. This file is the object file. Its default name is a.out. You can give it another name by using the '-o' option. Conventionally, object file names end with '.o'. The default name is used for historical reasons: older assemblers were capable of assembling self-contained programs directly into a runnable program. (For some formats, this isn't currently possible, but it can be done for the a.out format.)

The object file is meant for input to the linker 1d. It contains assembled program code, information to help 1d integrate the assembled program into a runnable file, and (optionally) symbolic information for the debugger.

# 1.7 Error and Warning Messages

as may write warnings and error messages to the standard error file (usually your terminal). This should not happen when a compiler runs as automatically. Warnings report an assumption made so that as could keep assembling a flawed program; errors report a grave problem that stops the assembly.

Warning messages have the format

file\_name: NNN: Warning Message Text

(where **NNN** is a line number). If a logical file name has been given (see Section 7.51 [.file], page 52) it is used for the filename, otherwise the name of the current input file is used. If a logical line number was given (see Section 7.69 [.line], page 57) then it is used to calculate the number printed, otherwise the actual line in the current source file is printed. The message text is intended to be self explanatory (in the grand Unix tradition).

Error messages have the format

file\_name:NNN:FATAL:Error Message Text

The file name and line number are derived as for warning messages. The actual message text may be rather less explanatory because many of them aren't supposed to happen.

# 2 Command-Line Options

This chapter describes command-line options available in *all* versions of the GNU assembler; see Chapter 9 [Machine Dependencies], page 79, for options specific to particular machine architectures.

If you are invoking as via the GNU C compiler, you can use the '-Wa' option to pass arguments through to the assembler. The assembler arguments must be separated from each other (and the '-Wa') by commas. For example:

```
gcc -c -g -O -Wa,-alh,-L file.c
```

This passes two options to the assembler: '-alh' (emit a listing to standard output with high-level and assembly source) and '-L' (retain local symbols in the symbol table).

Usually you do not need to use this '-Wa' mechanism, since many compiler commandline options are automatically passed to the assembler by the compiler. (You can call the GNU compiler driver with the '-v' option to see precisely what options it passes to each compilation pass, including the assembler.)

# 2.1 Enable Listings: '-a[cdghlns]'

These options enable listing output from the assembler. By itself, '-a' requests high-level, assembly, and symbols listing. You can use other letters to select specific options for the list: '-ah' requests a high-level language listing, '-al' requests an output-program assembly listing, and '-as' requests a symbol table listing. High-level listings require that a compiler debugging option like '-g' be used, and that assembly listings ('-al') be requested also.

Use the '-ag' option to print a first section with general assembly information, like as version, switches passed, or time stamp.

Use the '-ac' option to omit false conditionals from a listing. Any lines which are not assembled because of a false .if (or .ifdef, or any other conditional), or a true .if followed by an .else, will be omitted from the listing.

Use the '-ad' option to omit debugging directives from the listing.

Once you have specified one of these options, you can further control listing output and its appearance using the directives .list, .nolist, .psize, .eject, .title, and .sbttl. The '-an' option turns off all forms processing. If you do not request listing output with one of the '-a' options, the listing-control directives have no effect.

The letters after '-a' may be combined into one option, e.g., '-aln'.

Note if the assembler source is coming from the standard input (e.g., because it is being created by gcc and the '-pipe' command line switch is being used) then the listing will not contain any comments or preprocessor directives. This is because the listing code buffers input source lines from stdin only after they have been preprocessed by the assembler. This reduces memory usage and makes the code more efficient.

## 2.2 '--alternate'

Begin in alternate macro mode, see Section 7.4 [.altmacro], page 46.

# 2.3 '-D'

This option has no effect whatsoever, but it is accepted to make it more likely that scripts written for other assemblers also work with as.

# 2.4 Work Faster: '-f'

'-f' should only be used when assembling programs written by a (trusted) compiler. '-f' stops the assembler from doing whitespace and comment preprocessing on the input file(s) before assembling them. See Section 3.1 [Preprocessing], page 25.

Warning: if you use '-f' when the files actually need to be preprocessed (if they contain comments, for example), as does not work correctly.

# 2.5 .include Search Path: '-I' path

Use this option to add a *path* to the list of directories **as** searches for files specified in .include directives (see Section 7.62 [.include], page 55). You may use '-I' as many times as necessary to include a variety of paths. The current working directory is always searched first; after that, **as** searches any '-I' directories in the same order as they were specified (left to right) on the command line.

# 2.6 Difference Tables: '-K'

as sometimes alters the code emitted for directives of the form '.word sym1-sym2'. See Section 7.121 [.word], page 74. You can use the '-K' option if you want a warning issued when this is done.

# 2.7 Include Local Symbols: '-L'

Symbols beginning with system-specific local label prefixes, typically 'L' for ELF systems or 'L' for traditional a.out systems, are called *local symbols*. See Section 5.3 [Symbol Names], page 37. Normally you do not see such symbols when debugging, because they are intended for the use of programs (like compilers) that compose assembler programs, not for your notice. Normally both as and 1d discard such symbols, so you do not normally debug with them.

This option tells as to retain those local symbols in the object file. Usually if you do this you also tell the linker 1d to preserve those symbols.

# 2.8 Configuring listing output: '--listing'

The listing feature of the assembler can be enabled via the command line switch '-a' (see Section 2.1 [a], page 19). This feature combines the input source file(s) with a hex dump of the corresponding locations in the output object file, and displays them as a listing file. The format of this listing can be controlled by directives inside the assembler source (i.e., .list (see Section 7.71 [List], page 58), .title (see Section 7.111 [Title], page 72), .sbttl (see Section 7.94 [Sbttl], page 65), .psize (see Section 7.88 [Psize], page 64), and .eject (see Section 7.36 [Eject], page 50) and also by the following switches:

# --listing-lhs-width='number'

Sets the maximum width, in words, of the first line of the hex byte dump. This dump appears on the left hand side of the listing output.

#### --listing-lhs-width2='number'

Sets the maximum width, in words, of any further lines of the hex byte dump for a given input source line. If this value is not specified, it defaults to being the same as the value specified for '--listing-lhs-width'. If neither switch is used the default is to one.

# --listing-rhs-width='number'

Sets the maximum width, in characters, of the source line that is displayed alongside the hex dump. The default value for this parameter is 100. The source line is displayed on the right hand side of the listing output.

## --listing-cont-lines='number'

Sets the maximum number of continuation lines of hex dump that will be displayed for a given single line of source input. The default value is 4.

# 2.9 Assemble in MRI Compatibility Mode: '-M'

The '-M' or '--mri' option selects MRI compatibility mode. This changes the syntax and pseudo-op handling of as to make it compatible with the ASM68K or the ASM960 (depending upon the configured target) assembler from Microtec Research. The exact nature of the MRI syntax will not be documented here; see the MRI manuals for more information. Note in particular that the handling of macros and macro arguments is somewhat different. The purpose of this option is to permit assembling existing MRI assembler code using as.

The MRI compatibility is not complete. Certain operations of the MRI assembler depend upon its object file format, and can not be supported using other object file formats. Supporting these would require enhancing each object file format individually. These are:

• global symbols in common section

The m68k MRI assembler supports common sections which are merged by the linker. Other object file formats do not support this. as handles common sections by treating them as a single common symbol. It permits local symbols to be defined within a common section, but it can not support global symbols, since it has no way to describe them.

# • complex relocations

The MRI assemblers support relocations against a negated section address, and relocations which combine the start addresses of two or more sections. These are not support by other object file formats.

• END pseudo-op specifying start address

The MRI END pseudo-op permits the specification of a start address. This is not supported by other object file formats. The start address may instead be specified using the '-e' option to the linker, or in a linker script.

• IDNT, .ident and NAME pseudo-ops

The MRI IDNT, .ident and NAME pseudo-ops assign a module name to the output file. This is not supported by other object file formats.

### • ORG pseudo-op

The m68k MRI ORG pseudo-op begins an absolute section at a given address. This differs from the usual as .org pseudo-op, which changes the location within the current section. Absolute sections are not supported by other object file formats. The address of a section may be assigned within a linker script.

There are some other features of the MRI assembler which are not supported by as, typically either because they are difficult or because they seem of little consequence. Some of these may be supported in future releases.

• EBCDIC strings

EBCDIC strings are not supported.

• packed binary coded decimal

Packed binary coded decimal is not supported. This means that the DC.P and DCB.P pseudo-ops are not supported.

• FEQU pseudo-op

The m68k FEQU pseudo-op is not supported.

• NOOBJ pseudo-op

The m68k NOOBJ pseudo-op is not supported.

• OPT branch control options

The m68k OPT branch control options—B, BRS, BRB, BRL, and BRW—are ignored. as automatically relaxes all branches, whether forward or backward, to an appropriate size, so these options serve no purpose.

• OPT list control options

The following m68k OPT list control options are ignored: C, CEX, CL, CRE, E, G, I, M, MEX, MC, MD, X.

• other OPT options

The following m68k OPT options are ignored: NEST, O, OLD, OP, P, PCO, PCR, PCS, R.

• OPT D option is default

The m68k OPT D option is the default, unlike the MRI assembler. OPT NOD may be used to turn it off.

• XREF pseudo-op.

The m68k XREF pseudo-op is ignored.

.debug pseudo-op

The i960 .debug pseudo-op is not supported.

• .extended pseudo-op

The i960 .extended pseudo-op is not supported.

• .list pseudo-op.

The various options of the i960 .list pseudo-op are not supported.

• .optimize pseudo-op

The i960 .optimize pseudo-op is not supported.

• .output pseudo-op

The i960 .output pseudo-op is not supported.

• .setreal pseudo-op

The i960 .setreal pseudo-op is not supported.

# 2.10 Dependency Tracking: '--MD'

as can generate a dependency file for the file it creates. This file consists of a single rule suitable for make describing the dependencies of the main source file.

The rule is written to the file named in its argument.

This feature is used in the automatic updating of makefiles.

# 2.11 Name the Object File: '-o'

There is always one object file output when you run as. By default it has the name 'a.out' (or 'b.out', for Intel 960 targets only). You use this option (which takes exactly one filename) to give the object file a different name.

Whatever the object file is called, as overwrites any existing file of the same name.

# 2.12 Join Data and Text Sections: '-R'

'-R' tells as to write the object file as if all data-section data lives in the text section. This is only done at the very last moment: your binary data are the same, but data section parts are relocated differently. The data section part of your object file is zero bytes long because all its bytes are appended to the text section. (See Chapter 4 [Sections and Relocation], page 31.)

When you specify '-R' it would be possible to generate shorter address displacements (because we do not have to cross between text and data section). We refrain from doing this simply for compatibility with older versions of as. In future, '-R' may work this way.

When as is configured for COFF or ELF output, this option is only useful if you use sections named '.text' and '.data'.

'-R' is not supported for any of the HPPA targets. Using '-R' generates a warning from as.

# 2.13 Display Assembly Statistics: '--statistics'

Use '--statistics' to display two statistics about the resources used by as: the maximum amount of space allocated during the assembly (in bytes), and the total execution time taken for the assembly (in CPU seconds).

# 2.14 Compatible Output: '--traditional-format'

For some targets, the output of **as** is different in some ways from the output of some existing assembler. This switch requests **as** to use the traditional format instead.

For example, it disables the exception frame optimizations which as normally does by default on gcc output.

# 2.15 Announce Version: '-v'

You can find out what version of as is running by including the option '-v' (which you can also spell as '-version') on the command line.

# 2.16 Control Warnings: '-W', '--warn', '--no-warn', '--fatal-warnings'

as should never give a warning or error message when assembling compiler output. But programs written by people often cause as to give a warning that a particular assumption was made. All such warnings are directed to the standard error file.

If you use the '-W' and '--no-warn' options, no warnings are issued. This only affects the warning messages: it does not change any particular of how as assembles your file. Errors, which stop the assembly, are still reported.

If you use the '--fatal-warnings' option, as considers files that generate warnings to be in error.

You can switch these options off again by specifying '--warn', which causes warnings to be output as usual.

# 2.17 Generate Object File in Spite of Errors: '-Z'

After an error message, as normally produces no output. If for some reason you are interested in object file output even after as gives an error message on your program, use the '-Z' option. If there are any errors, as continues anyways, and writes an object file after a final warning message of the form 'n errors, m warnings, generating bad object file.'

Chapter 3: Syntax 25

# 3 Syntax

This chapter describes the machine-independent syntax allowed in a source file. as syntax is similar to what many other assemblers use; it is inspired by the BSD 4.2 assembler, except that as does not assemble Vax bit-fields.

# 3.1 Preprocessing

The as internal preprocessor:

- adjusts and removes extra whitespace. It leaves one space or tab before the keywords on a line, and turns any other whitespace on the line into a single space.
- removes all comments, replacing them with a single space, or an appropriate number of newlines.
- converts character constants into the appropriate numeric values.

It does not do macro processing, include file handling, or anything else you may get from your C compiler's preprocessor. You can do include file processing with the .include directive (see Section 7.62 [.include], page 55). You can use the GNU C compiler driver to get other "CPP" style preprocessing by giving the input file a '.S' suffix. See Section "Options Controlling the Kind of Output" in *Using GNU CC*.

Excess whitespace, comments, and character constants cannot be used in the portions of the input text that are not preprocessed.

If the first line of an input file is #NO\_APP or if you use the '-f' option, whitespace and comments are not removed from the input file. Within an input file, you can ask for whitespace and comment removal in specific portions of the by putting a line that says #APP before the text that may contain whitespace or comments, and putting a line that says #NO\_APP after this text. This feature is mainly intend to support asm statements in compilers whose output is otherwise free of comments and whitespace.

# 3.2 Whitespace

Whitespace is one or more blanks or tabs, in any order. Whitespace is used to separate symbols, and to make programs neater for people to read. Unless within character constants (see Section 3.6.1 [Character Constants], page 27), any whitespace means the same as exactly one space.

### 3.3 Comments

There are two ways of rendering comments to as. In both cases the comment is equivalent to one space.

Anything from '/\*' through the next '\*/' is a comment. This means you may not nest these comments.

```
/*
  The only way to include a newline ('\n') in a comment
  is to use this sort of comment.
*/
/* This sort of comment does not nest. */
```

Anything from the *line comment* character to the next newline is considered a comment and is ignored. The line comment character is ';' on the ARC; '©' on the ARM; ';' for the H8/300 family; ';' for the HPPA; '#' on the i386 and x86-64; '#' on the i960; ';' for the PDP-11; ';' for picoJava; '#' for Motorola PowerPC; '#' for IBM S/390; '#' for the Sunplus SCORE; '!' for the Renesas / SuperH SH; '!' on the SPARC; '#' on the ip2k; '#' on the m32c; '#' on the m32r; '|' on the 680x0; '#' on the 68HC11 and 68HC12; '#' on the RX; ';' on the TMS320C6X; '#' on the Vax; ';' for the Z80; '!' for the Z8000; '#' on the V850; '#' for Xtensa systems; see Chapter 9 [Machine Dependencies], page 79.

On some machines there are two different line comment characters. One character only begins a comment if it is the first non-whitespace character on a line, while the other always begins a comment.

The V850 assembler also supports a double dash as starting a comment that extends to the end of the line.

```
·--';
```

To be compatible with past assemblers, lines that begin with '#' have a special interpretation. Following the '#' should be an absolute expression (see Chapter 6 [Expressions], page 41): the logical line number of the *next* line. Then a string (see Section 3.6.1.1 [Strings], page 27) is allowed: if present it is a new logical file name. The rest of the line, if any, should be whitespace.

If the first non-whitespace characters on the line are not numeric, the line is ignored. (Just like a comment.)

```
# This is an ordinary comment.
# 42-6 "new_file_name" # New logical file name
# This is logical line # 36.
```

This feature is deprecated, and may disappear from future versions of as.

# 3.4 Symbols

A symbol is one or more characters chosen from the set of all letters (both upper and lower case), digits and the three characters '\_.\$'. On most machines, you can also use \$ in symbol names; exceptions are noted in Chapter 9 [Machine Dependencies], page 79. No symbol may begin with a digit. Case is significant. There is no length limit: all characters are significant. Symbols are delimited by characters not in that set, or by the beginning of a file (since the source program must end with a newline, the end of a file is not a possible symbol delimiter). See Chapter 5 [Symbols], page 37.

### 3.5 Statements

A statement ends at a newline character ('\n') or line separator character. (The line separator is usually ';', unless this conflicts with the comment character; see Chapter 9 [Machine Dependencies], page 79.) The newline or separator character is considered part of the preceding statement. Newlines and separators within character constants are an exception: they do not end statements.

It is an error to end any statement with end-of-file: the last character of any input file should be a newline.

An empty statement is allowed, and may include whitespace. It is ignored.

A statement begins with zero or more labels, optionally followed by a key symbol which determines what kind of statement it is. The key symbol determines the syntax of the rest of the statement. If the symbol begins with a dot '.' then the statement is an assembler directive: typically valid for any computer. If the symbol begins with a letter the statement is an assembly language *instruction*: it assembles into a machine language instruction. Different versions of **as** for different computers recognize different instructions. In fact, the same symbol may represent a different instruction in a different computer's assembly language.

A label is a symbol immediately followed by a colon (:). Whitespace before a label or after a colon is permitted, but you may not have whitespace between a label's symbol and its colon. See Section 5.1 [Labels], page 37.

For HPPA targets, labels need not be immediately followed by a colon, but the definition of a label must begin in column zero. This also implies that only one label may be defined on each line.

### 3.6 Constants

A constant is a number, written so that its value is known by inspection, without knowing any context. Like this:

```
.byte 74, 0112, 092, 0x4A, 0X4a, 'J, '\J # All the same value.
.ascii "Ring the bell\7"  # A string constant.
.octa 0x123456789abcdef0123456789ABCDEF0 # A bignum.
.float 0f-314159265358979323846264338327\
95028841971.693993751E-40  # - pi, a flonum.
```

#### 3.6.1 Character Constants

There are two kinds of character constants. A *character* stands for one character in one byte and its value may be used in numeric expressions. String constants (properly called string *literals*) are potentially many bytes and their values may not be used in arithmetic expressions.

## 3.6.1.1 Strings

A string is written between double-quotes. It may contain double-quotes or null characters. The way to get special characters into a string is to escape these characters: precede them with a backslash '\' character. For example '\\' represents one backslash: the first \ is an escape which tells as to interpret the second character literally as a backslash (which prevents as from recognizing the second \ as an escape character). The complete list of escapes follows.

```
\b Mnemonic for backspace; for ASCII this is octal code 010.
```

- \f Mnemonic for FormFeed; for ASCII this is octal code 014.
- \n Mnemonic for newline; for ASCII this is octal code 012.
- \r Mnemonic for carriage-Return; for ASCII this is octal code 015.
- \t Mnemonic for horizontal Tab; for ASCII this is octal code 011.

### \ digit digit digit

An octal character code. The numeric code is 3 octal digits. For compatibility with other Unix systems, 8 and 9 are accepted as digits: for example, \008 has the value 010, and \009 the value 011.

### \x hex-digits...

A hex character code. All trailing hex digits are combined. Either upper or lower case **x** works.

- \\ Represents one '\' character.
- \" Represents one '"' character. Needed in strings to represent this character, because an unescaped '"' would end the string.

### \ anything-else

Any other character when escaped by \ gives a warning, but assembles as if the '\' was not present. The idea is that if you used an escape sequence you clearly didn't want the literal interpretation of the following character. However as has no other interpretation, so as knows it is giving you the wrong code and warns you of the fact.

Which characters are escapable, and what those escapes represent, varies widely among assemblers. The current set is what we think the BSD 4.2 assembler recognizes, and is a subset of what most C compilers recognize. If you are in doubt, do not use an escape sequence.

### 3.6.1.2 Characters

A single character may be written as a single quote immediately followed by that character. The same escapes apply to characters as to strings. So if you want to write the character backslash, you must write '\\ where the first \ escapes the second \. As you can see, the quote is an acute accent, not a grave accent. A newline immediately following an acute accent is taken as a literal character and does not count as the end of a statement. The value of a character constant in a numeric expression is the machine's byte-wide code for that character. as assumes your character code is ASCII: 'A means 65, 'B means 66, and so on.

### 3.6.2 Number Constants

as distinguishes three kinds of numbers according to how they are stored in the target machine. *Integers* are numbers that would fit into an int in the C language. *Bignums* are integers, but they are stored in more than 32 bits. *Flonums* are floating point numbers, described below.

### **3.6.2.1** Integers

A binary integer is '0b' or '0B' followed by zero or more of the binary digits '01'.

An octal integer is '0' followed by zero or more of the octal digits ('01234567').

A decimal integer starts with a non-zero digit followed by zero or more digits ('0123456789').

A hexadecimal integer is '0x' or '0X' followed by one or more hexadecimal digits chosen from '0123456789abcdefABCDEF'.

Chapter 3: Syntax 29

Integers have the usual values. To denote a negative integer, use the prefix operator '-' discussed under expressions (see Section 6.2.3 [Prefix Operators], page 41).

## 3.6.2.2 Bignums

A bignum has the same syntax and semantics as an integer except that the number (or its negative) takes more than 32 bits to represent in binary. The distinction is made because in some places integers are permitted while bignums are not.

### 3.6.2.3 Flonums

A flonum represents a floating point number. The translation is indirect: a decimal floating point number from the text is converted by as to a generic binary floating point number of more than sufficient precision. This generic floating point number is converted to a particular computer's floating point format (or formats) by a portion of as specialized to that computer.

A florum is written by writing (in order)

- The digit '0'. ('0' is optional on the HPPA.)
- A letter, to tell as the rest of the number is a flonum. e is recommended. Case is not important.

On the H8/300, Renesas / SuperH SH, and AMD 29K architectures, the letter must be one of the letters 'DFPRSX' (in upper or lower case).

On the ARC, the letter must be one of the letters 'DFRS' (in upper or lower case).

On the Intel 960 architecture, the letter must be one of the letters 'DFT' (in upper or lower case).

On the HPPA architecture, the letter must be 'E' (upper case only).

- An optional sign: either '+' or '-'.
- An optional integer part: zero or more decimal digits.
- An optional fractional part: '.' followed by zero or more decimal digits.
- An optional exponent, consisting of:
  - An 'E' or 'e'.
  - Optional sign: either '+' or '-'.
  - One or more decimal digits.

At least one of the integer part or the fractional part must be present. The floating point number has the usual base-10 value.

as does all processing using integers. Flonums are computed independently of any floating point hardware in the computer running as.

# 4 Sections and Relocation

# 4.1 Background

Roughly, a section is a range of addresses, with no gaps; all data "in" those addresses is treated the same for some particular purpose. For example there may be a "read only" section.

The linker 1d reads many object files (partial programs) and combines their contents to form a runnable program. When as emits an object file, the partial program is assumed to start at address 0. 1d assigns the final addresses for the partial program, so that different partial programs do not overlap. This is actually an oversimplification, but it suffices to explain how as uses sections.

1d moves blocks of bytes of your program to their run-time addresses. These blocks slide to their run-time addresses as rigid units; their length does not change and neither does the order of bytes within them. Such a rigid unit is called a *section*. Assigning run-time addresses to sections is called *relocation*. It includes the task of adjusting mentions of object-file addresses so they refer to the proper run-time addresses. For the H8/300, and for the Renesas / SuperH SH, as pads sections if needed to ensure they end on a word (sixteen bit) boundary.

An object file written by as has at least three sections, any of which may be empty. These are named text, data and bss sections.

When it generates COFF or ELF output, as can also generate whatever other named sections you specify using the '.section' directive (see Section 7.96 [.section], page 66). If you do not use any directives that place output in the '.text' or '.data' sections, these sections still exist, but are empty.

When as generates SOM or ELF output for the HPPA, as can also generate whatever other named sections you specify using the '.space' and '.subspace' directives. See HP9000 Series 800 Assembly Language Reference Manual (HP 92432-90001) for details on the '.space' and '.subspace' assembler directives.

Additionally, as uses different names for the standard text, data, and bss sections when generating SOM output. Program text is placed into the '\$CODE\$' section, data into '\$DATA\$', and BSS into '\$BSS\$'.

Within the object file, the text section starts at address 0, the data section follows, and the bss section follows the data section.

When generating either SOM or ELF output files on the HPPA, the text section starts at address 0, the data section at address 0x4000000, and the bss section follows the data section.

To let 1d know which data changes when the sections are relocated, and how to change that data, as also writes to the object file details of the relocation needed. To perform relocation 1d must know, each time an address in the object file is mentioned:

- Where in the object file is the beginning of this reference to an address?
- How long (in bytes) is this reference?
- Which section does the address refer to? What is the numeric value of (address) (start-address of section)?

• Is the reference to an address "Program-Counter relative"?

In fact, every address as ever uses is expressed as (section) + (offset into section)

Further, most expressions as computes have this section-relative nature. (For some object formats, such as SOM for the HPPA, some expressions are symbol-relative instead.)

In this manual we use the notation  $\{secname\ N\}$  to mean "offset N into section secname."

Apart from text, data and bss sections you need to know about the absolute section. When 1d mixes partial programs, addresses in the absolute section remain unchanged. For example, address {absolute 0} is "relocated" to run-time address 0 by 1d. Although the linker never arranges two partial programs' data sections with overlapping addresses after linking, by definition their absolute sections must overlap. Address {absolute 239} in one part of a program is always the same address when the program is running as address {absolute 239} in any other part of the program.

The idea of sections is extended to the *undefined* section. Any address whose section is unknown at assembly time is by definition rendered {undefined U}—where U is filled in later. Since numbers are always defined, the only way to generate an undefined address is to mention an undefined symbol. A reference to a named common block would be such a symbol: its value is unknown at assembly time so it has section *undefined*.

By analogy the word *section* is used to describe groups of sections in the linked program. 1d puts all partial programs' text sections in contiguous addresses in the linked program. It is customary to refer to the *text section* of a program, meaning all the addresses of all partial programs' text sections. Likewise for data and bss sections.

Some sections are manipulated by 1d; others are invented for use of as and have no meaning except during assembly.

### 4.2 Linker Sections

1d deals with just four kinds of sections, summarized below.

named sections text section data section

These sections hold your program. as and 1d treat them as separate but equal sections. Anything you can say of one section is true of another. When the program is running, however, it is customary for the text section to be unalterable. The text section is often shared among processes: it contains instructions, constants and the like. The data section of a running program is usually alterable: for example, C variables would be stored in the data section.

#### bss section

This section contains zeroed bytes when your program begins running. It is used to hold uninitialized variables or common storage. The length of each partial program's bss section is important, but because it starts out containing zeroed bytes there is no need to store explicit zero bytes in the object file. The bss section was invented to eliminate those explicit zeros from object files.


#### absolute section

Address 0 of this section is always "relocated" to runtime address 0. This is useful if you want to refer to an address that 1d must not change when relocating. In this sense we speak of absolute addresses being "unrelocatable": they do not change during relocation.

#### undefined section

This "section" is a catch-all for address references to objects not in the preceding sections.

An idealized example of three relocatable sections follows. The example uses the traditional section names '.text' and '.data'. Memory addresses are on the horizontal axis.



### 4.3 Assembler Internal Sections

These sections are meant only for the internal use of as. They have no meaning at run-time. You do not really need to know about these sections for most purposes; but they can be mentioned in as warning messages, so it might be helpful to have an idea of their meanings to as. These sections are used to permit the value of every expression in your assembly language program to be a section-relative address.

#### ASSEMBLER-INTERNAL-LOGIC-ERROR!

An internal assembler logic error has been found. This means there is a bug in the assembler.

#### expr section

The assembler stores complex expression internally as combinations of symbols. When it needs to represent an expression as a symbol, it puts it in the expr section.

### 4.4 Sub-Sections

Assembled bytes conventionally fall into two sections: text and data. You may have separate groups of data in named sections that you want to end up near to each other in the object file, even though they are not contiguous in the assembler source. as allows you to use subsections for this purpose. Within each section, there can be numbered subsections with values from 0 to 8192. Objects assembled into the same subsection go into the object file

together with other objects in the same subsection. For example, a compiler might want to store constants in the text section, but might not want to have them interspersed with the program being assembled. In this case, the compiler could issue a '.text 0' before each section of code being output, and a '.text 1' before each group of constants being output.

Subsections are optional. If you do not use subsections, everything goes in subsection number zero.

Each subsection is zero-padded up to a multiple of four bytes. (Subsections may be padded a different amount on different flavors of as.)

Subsections appear in your object file in numeric order, lowest numbered to highest. (All this to be compatible with other people's assemblers.) The object file contains no representation of subsections; 1d and other programs that manipulate object files see no trace of them. They just see all your text subsections as a text section, and all your data subsections as a data section.

To specify which subsection you want subsequent statements assembled into, use a numeric argument to specify it, in a '.text expression' or a '.data expression' statement. When generating COFF output, you can also use an extra subsection argument with arbitrary named sections: '.section name, expression'. When generating ELF output, you can also use the .subsection directive (see Section 7.107 [SubSection], page 71) to specify a subsection: '.subsection expression'. Expression should be an absolute expression (see Chapter 6 [Expressions], page 41). If you just say '.text' then '.text 0' is assumed. Likewise '.data' means '.data 0'. Assembly begins in text 0. For instance:

```
.text 0  # The default subsection is text 0 anyway.
.ascii "This lives in the first text subsection. *"
.text 1
.ascii "But this lives in the second text subsection."
.data 0
.ascii "This lives in the data section,"
.ascii "in the first data subsection."
.text 0
.ascii "This lives in the first text section,"
.ascii "immediately following the asterisk (*)."
```

Each section has a *location counter* incremented by one for every byte assembled into that section. Because subsections are merely a convenience restricted to **as** there is no concept of a subsection location counter. There is no way to directly manipulate a location counter—but the .align directive changes it, and any label definition captures its current value. The location counter of the section where statements are being assembled is said to be the *active* location counter.

### 4.5 bss Section

The bss section is used for local common variable storage. You may allocate address space in the bss section, but you may not dictate data to load into it before your program executes. When your program starts running, all the contents of the bss section are zeroed bytes.

The .1comm pseudo-op defines a symbol in the bss section; see Section 7.67 [.1comm], page 57.

The .comm pseudo-op may be used to declare a common symbol, which is another form of uninitialized symbol; see Section 7.30 [.comm], page 49.

When assembling for a target which supports multiple sections, such as ELF or COFF, you may switch into the .bss section and define symbols as usual; see Section 7.96 [.section], page 66. You may only assemble zero values into the section. Typically the section will only contain symbol definitions and .skip directives (see Section 7.101 [.skip], page 69).

# 5 Symbols

Symbols are a central concept: the programmer uses symbols to name things, the linker uses symbols to link, and the debugger uses symbols to debug.

Warning: as does not place symbols in the object file in the same order they were declared. This may break some debuggers.

### 5.1 Labels

A *label* is written as a symbol immediately followed by a colon ':'. The symbol then represents the current value of the active location counter, and is, for example, a suitable instruction operand. You are warned if you use the same symbol to represent two different locations: the first definition overrides any other definitions.

On the HPPA, the usual form for a label need not be immediately followed by a colon, but instead must start in column zero. Only one label may be defined on a single line. To work around this, the HPPA version of as also provides a special directive .label for defining labels more flexibly.

# 5.2 Giving Symbols Other Values

A symbol can be given an arbitrary value by writing a symbol, followed by an equals sign '=', followed by an expression (see Chapter 6 [Expressions], page 41). This is equivalent to using the .set directive. See Section 7.97 [.set], page 68. In the same way, using a double equals sign '='=' here represents an equivalent of the .eqv directive. See Section 7.45 [.eqv], page 51.

Blackfin does not support symbol assignment with '='.

# 5.3 Symbol Names

Symbol names begin with a letter or with one of '.\_'. On most machines, you can also use \$ in symbol names; exceptions are noted in Chapter 9 [Machine Dependencies], page 79. That character may be followed by any string of digits, letters, dollar signs (unless otherwise noted for a particular target machine), and underscores.

Case of letters is significant: foo is a different symbol name than Foo.

Each symbol has exactly one name. Each name in an assembly language program refers to exactly one symbol. You may use that symbol name any number of times in a program.

# Local Symbol Names

A local symbol is any symbol beginning with certain local label prefixes. By default, the local label prefix is '.L' for ELF systems or 'L' for traditional a.out systems, but each target may have its own set of local label prefixes. On the HPPA local symbols begin with 'L\$'.

Local symbols are defined and used within the assembler, but they are normally not saved in object files. Thus, they are not visible when debugging. You may use the '-L' option (see Section 2.7 [Include Local Symbols: '-L'], page 20) to retain the local symbols in the object files.

### Local Labels

Local labels help compilers and programmers use names temporarily. They create symbols which are guaranteed to be unique over the entire scope of the input source code and which can be referred to by a simple notation. To define a local label, write a label of the form 'N:' (where N represents any positive integer). To refer to the most recent previous definition of that label write 'Nb', using the same number as when you defined the label. To refer to the next definition of a local label, write 'Nf'—the 'b' stands for "backwards" and the 'f' stands for "forwards".

There is no restriction on how you can use these labels, and you can reuse them too. So that it is possible to repeatedly define the same local label (using the same number 'N'), although you can only refer to the most recently defined local label of that number (for a backwards reference) or the next definition of a specific local label for a forward reference. It is also worth noting that the first 10 local labels ('0:'...'9:') are implemented in a slightly more efficient manner than the others.

Here is an example:

```
1: branch 1f
2: branch 1b
1: branch 2f
2: branch 1b
```

Which is the equivalent of:

```
label_1: branch label_3
label_2: branch label_1
label_3: branch label_4
label_4: branch label_3
```

Local label names are only a notational device. They are immediately transformed into more conventional symbol names before the assembler uses them. The symbol names are stored in the symbol table, appear in error messages, and are optionally emitted to the object file. The names are constructed using these parts:

#### local label prefix

All local symbols begin with the system-specific local label prefix. Normally both as and 1d forget symbols that start with the local label prefix. These labels are used for symbols you are never intended to see. If you use the '-L' option then as retains these symbols in the object file. If you also instruct 1d to retain these symbols, you may use them in debugging.

number This is the number that was used in the local label definition. So if the label is written '55:' then the number is '55'.

C-B This unusual character is included so you do not accidentally invent a symbol of the same name. The character has ASCII value of '\002' (control-B).

#### ordinal number

This is a serial number to keep the labels distinct. The first definition of '0:' gets the number '1'. The 15th definition of '0:' gets the number '15', and so on. Likewise the first definition of '1:' gets the number '1' and its 15th definition gets '15' as well.

So for example, the first 1: may be named .L1C-B1, and the 44th 3: may be named .L3C-B44.

### **Dollar Local Labels**

as also supports an even more local form of local labels called dollar labels. These labels go out of scope (i.e., they become undefined) as soon as a non-local label is defined. Thus they remain valid for only a small region of the input source code. Normal local labels, by contrast, remain in scope for the entire file, or until they are redefined by another occurrence of the same local label.

Dollar labels are defined in exactly the same way as ordinary local labels, except that they have a dollar sign suffix to their numeric value, e.g., '55\$:'.

They can also be distinguished from ordinary local labels by their transformed names which use ASCII character ' $\001$ ' (control-A) as the magic character to distinguish them from ordinary labels. For example, the fifth definition of '6\$' may be named '.L6C-A5'.

# 5.4 The Special Dot Symbol

The special symbol '.' refers to the current address that as is assembling into. Thus, the expression 'melvin: .long .' defines melvin to contain its own address. Assigning a value to . is treated the same as a .org directive. Thus, the expression '.=.+4' is the same as saying '.space 4'.

# 5.5 Symbol Attributes

Every symbol has, as well as its name, the attributes "Value" and "Type". Depending on output format, symbols can also have auxiliary attributes.

If you use a symbol without defining it, as assumes zero for all these attributes, and probably won't warn you. This makes the symbol an externally defined symbol, which is generally what you would want.

### 5.5.1 Value

The value of a symbol is (usually) 32 bits. For a symbol which labels a location in the text, data, bss or absolute sections the value is the number of addresses from the start of that section to the label. Naturally for text, data and bss sections the value of a symbol changes as 1d changes section base addresses during linking. Absolute symbols' values do not change during linking: that is why they are called absolute.

The value of an undefined symbol is treated in a special way. If it is 0 then the symbol is not defined in this assembler source file, and 1d tries to determine its value from other files linked into the same program. You make this kind of symbol simply by mentioning a symbol name without defining it. A non-zero value represents a .comm common declaration. The value is how much common storage to reserve, in bytes (addresses). The symbol refers to the first address of the allocated storage.

## 5.5.2 Type

The type attribute of a symbol contains relocation (section) information, any flag settings indicating that a symbol is external, and (optionally), other information for linkers and debuggers. The exact format depends on the object-code output format in use.

### 5.5.3 Symbol Attributes: a.out

## 5.5.3.1 Descriptor

This is an arbitrary 16-bit value. You may establish a symbol's descriptor value by using a .desc statement (see Section 7.33 [.desc], page 50). A descriptor value means nothing to as.

### 5.5.3.2 Other

This is an arbitrary 8-bit value. It means nothing to as.

# 5.5.4 Symbol Attributes for COFF

The COFF format supports a multitude of auxiliary symbol attributes; like the primary symbol attributes, they are set between .def and .endef directives.

### 5.5.4.1 Primary Attributes

The symbol name is set with .def; the value and type, respectively, with .val and .type.

### 5.5.4.2 Auxiliary Attributes

The as directives .dim, .line, .scl, .size, .tag, and .weak can generate auxiliary symbol table information for COFF.

## 5.5.5 Symbol Attributes for SOM

The SOM format for the HPPA supports a multitude of symbol attributes set with the .EXPORT and .IMPORT directives.

The attributes are described in *HP9000 Series 800 Assembly Language Reference Manual* (HP 92432-90001) under the IMPORT and EXPORT assembler directive documentation.

# 6 Expressions

An expression specifies an address or numeric value. Whitespace may precede and/or follow an expression.

The result of an expression must be an absolute number, or else an offset into a particular section. If an expression is not absolute, and there is not enough information when as sees the expression to know its section, a second pass over the source program might be necessary to interpret the expression—but the second pass is currently not implemented. as aborts with an error message in this situation.

# 6.1 Empty Expressions

An empty expression has no value: it is just whitespace or null. Wherever an absolute expression is required, you may omit the expression, and as assumes a value of (absolute) 0. This is compatible with other assemblers.

# 6.2 Integer Expressions

An integer expression is one or more arguments delimited by operators.

## 6.2.1 Arguments

Arguments are symbols, numbers or subexpressions. In other contexts arguments are sometimes called "arithmetic operands". In this manual, to avoid confusing them with the "instruction operands" of the machine language, we use the term "argument" to refer to parts of expressions only, reserving the word "operand" to refer only to machine instruction operands.

Symbols are evaluated to yield  $\{section\ NNN\}$  where section is one of text, data, bss, absolute, or undefined. NNN is a signed, 2's complement 32 bit integer.

Numbers are usually integers.

A number can be a flonum or bignum. In this case, you are warned that only the low order 32 bits are used, and as pretends these 32 bits are an integer. You may write integer-manipulating instructions that act on exotic constants, compatible with other assemblers.

Subexpressions are a left parenthesis '(' followed by an integer expression, followed by a right parenthesis ')'; or a prefix operator followed by an argument.

# 6.2.2 Operators

Operators are arithmetic functions, like + or %. Prefix operators are followed by an argument. Infix operators appear between their arguments. Operators may be preceded and/or followed by whitespace.

# 6.2.3 Prefix Operator

as has the following prefix operators. They each take one argument, which must be absolute.

- Negation. Two's complement negation.
- ~ Complementation. Bitwise not.

## 6.2.4 Infix Operators

Infix operators take two arguments, one on either side. Operators have precedence, but operations with equal precedence are performed left to right. Apart from + or '-', both arguments must be absolute, and the result is absolute.

- 1. Highest Precedence
  - \* Multiplication.
  - / Division. Truncation is the same as the C operator '/'
  - % Remainder.
  - Shift Left. Same as the C operator '<<'.</p>
  - >> Shift Right. Same as the C operator '>>'.
- 2. Intermediate precedence

ı

Bitwise Inclusive Or.

- & Bitwise And.
- ^ Bitwise Exclusive Or.
- ! Bitwise Or Not.
- 3. Low Precedence
  - + Addition. If either argument is absolute, the result has the section of the other argument. You may not add together arguments from different sections.
  - Subtraction. If the right argument is absolute, the result has the section of the left argument. If both arguments are in the same section, the result is absolute. You may not subtract arguments from different sections.
  - == Is Equal To

<>

- != Is Not Equal To
- < Is Less Than
- > Is Greater Than
- >= Is Greater Than Or Equal To
- <= Is Less Than Or Equal To

The comparison operators can be used as infix operators. A true results has a value of -1 whereas a false result has a value of 0. Note, these operators perform signed comparisons.

- 4. Lowest Precedence
  - && Logical And.

### | | Logical Or.

These two logical operations can be used to combine the results of sub expressions. Note, unlike the comparison operators a true result returns a value of 1 but a false results does still return 0. Also note that the logical or operator has a slightly lower precedence than logical and.

In short, it's only meaningful to add or subtract the *offsets* in an address; you can only have a defined section in one of the two arguments.

# 7 Assembler Directives

All assembler directives have names that begin with a period ('.'). The rest of the name is letters, usually in lower case.

This chapter discusses directives that are available regardless of the target machine configuration for the GNU assembler. Some machine configurations provide additional directives. See Chapter 9 [Machine Dependencies], page 79.

### 7.1 .abort

This directive stops the assembly immediately. It is for compatibility with other assemblers. The original idea was that the assembly language source would be piped into the assembler. If the sender of the source quit, it could use this directive tells as to quit also. One day .abort will not be supported.

# 7.2 .ABORT (COFF)

When producing COFF output, as accepts this directive as a synonym for '.abort'.

# 7.3 .align abs-expr, abs-expr, abs-expr

Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the alignment required, as described below.

The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on some systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.

The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.

The way the required alignment is specified varies from system to system. For the arc, hppa, i386 using ELF, i860, iq2000, m68k, or32, s390, sparc, tic4x, tic80 and xtensa, the first expression is the alignment request in bytes. For example '.align 8' advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed. For the tic54x, the first expression is the alignment request in words.

For other systems, including ppc, i386 using a out format, arm and strongarm, it is the number of low-order zero bits the location counter must have after advancement. For example '.align 3' advances the location counter until it a multiple of 8. If the location counter is already a multiple of 8, no change is needed.

This inconsistency is due to the different behaviors of the various native assemblers for these systems which GAS must emulate. GAS also provides .balign and .p2align directives, described later, which have a consistent behavior across all architectures (but are specific to GAS).

### 7.4 .altmacro

Enable alternate macro mode, enabling:

### LOCAL name [ , ...]

One additional directive, LOCAL, is available. It is used to generate a string replacement for each of the *name* arguments, and replace any instances of *name* in each macro expansion. The replacement string is unique in the assembly, and different for each separate macro expansion. LOCAL allows you to write macros that define symbols, without fear of conflict between separate macro expansions.

#### String delimiters

You can write strings delimited in these other ways besides "string":

'string' You can delimit strings with single-quote characters.

<string> You can delimit strings with matching angle brackets.

### single-character string escape

To include any single character literally in a string (even if the character would otherwise have some special meaning), you can prefix the character with '!' (an exclamation mark). For example, you can write '<4.3 !> 5.4!!>' to get the literal text '4.3 > 5.4!'.

### Expression results as strings

You can write '%expr' to evaluate the expression expr and use the result as a string.

# 7.5 .ascii "string"...

.ascii expects zero or more string literals (see Section 3.6.1.1 [Strings], page 27) separated by commas. It assembles each string (with no automatic trailing zero byte) into consecutive addresses.

# 7.6 .asciz "string"...

.asciz is just like .ascii, but each string is followed by a zero byte. The "z" in '.asciz' stands for "zero".

# 7.7 .balign[wl] abs-expr, abs-expr, abs-expr

Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the alignment request in bytes. For example '.balign 8' advances the location counter until it is a multiple of 8. If the location counter is already a multiple of 8, no change is needed.

The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on some systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.

The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the

alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.

The .balignw and .balign1 directives are variants of the .balign directive. The .balignw directive treats the fill pattern as a two byte word value. The .balign1 directives treats the fill pattern as a four byte longword value. For example, .balignw 4,0x368d will align to a multiple of 4. If it skips two bytes, they will be filled in with the value 0x368d (the exact placement of the bytes depends upon the endianness of the processor). If it skips 1 or 3 bytes, the fill value is undefined.

# 7.8 .byte expressions

.byte expects zero or more expressions, separated by commas. Each expression is assembled into the next byte.

# 7.9 .cfi\_sections section\_list

.cfi\_sections may be used to specify whether CFI directives should emit .eh\_frame section and/or .debug\_frame section. If section\_list is .eh\_frame, .eh\_frame is emitted, if section\_list is .debug\_frame, .debug\_frame is emitted. To emit both use .eh\_frame, .debug\_frame. The default if this directive is not used is .cfi\_sections .eh\_frame.

## 7.10 .cfi\_startproc [simple]

.cfi\_startproc is used at the beginning of each function that should have an entry in .eh\_frame. It initializes some internal data structures. Don't forget to close the function by .cfi\_endproc.

Unless .cfi\_startproc is used along with parameter simple it also emits some architecture dependent initial CFI instructions.

# 7.11 .cfi\_endproc

.cfi\_endproc is used at the end of a function where it closes its unwind entry previously opened by .cfi\_startproc, and emits it to .eh\_frame.

# 7.12 .cfi\_personality encoding [, exp]

.cfi\_personality defines personality routine and its encoding. encoding must be a constant determining how the personality should be encoded. If it is 255 (DW\_EH\_PE\_omit), second argument is not present, otherwise second argument should be a constant or a symbol name. When using indirect encodings, the symbol provided should be the location where personality can be loaded from, not the personality routine itself. The default after .cfi\_startproc is .cfi\_personality Oxff, no personality routine.

# 7.13 .cfi\_lsda encoding [, exp]

.cfi\_lsda defines LSDA and its encoding. encoding must be a constant determining how the LSDA should be encoded. If it is 255 (DW\_EH\_PE\_omit), second argument is not present, otherwise second argument should be a constant or a symbol name. The default after .cfi\_startproc is .cfi\_lsda 0xff, no LSDA.

## 7.14 .cfi\_def\_cfa register, offset

.cfi\_def\_cfa defines a rule for computing CFA as: take address from register and add offset to it.

# 7.15 .cfi\_def\_cfa\_register register

.cfi\_def\_cfa\_register modifies a rule for computing CFA. From now on register will be used instead of the old one. Offset remains the same.

# 7.16 .cfi\_def\_cfa\_offset offset

.cfi\_def\_cfa\_offset modifies a rule for computing CFA. Register remains the same, but offset is new. Note that it is the absolute offset that will be added to a defined register to compute CFA address.

# 7.17 .cfi\_adjust\_cfa\_offset offset

Same as .cfi\_def\_cfa\_offset but offset is a relative value that is added/substracted from the previous offset.

## 7.18 .cfi\_offset register, offset

Previous value of register is saved at offset offset from CFA.

# 7.19 .cfi\_rel\_offset register, offset

Previous value of register is saved at offset offset from the current CFA register. This is transformed to .cfi\_offset using the known displacement of the CFA register from the CFA. This is often easier to use, because the number will match the code it's annotating.

# 7.20 .cfi\_register register1, register2

Previous value of register1 is saved in register register2.

# 7.21 .cfi\_restore register

.cfi\_restore says that the rule for register is now the same as it was at the beginning of the function, after all initial instruction added by .cfi\_startproc were executed.

# 7.22 .cfi\_undefined register

From now on the previous value of register can't be restored anymore.

# 7.23 .cfi\_same\_value register

Current value of register is the same like in the previous frame, i.e. no restoration needed.

# 7.24 .cfi\_remember\_state,

First save all current rules for all registers by .cfi\_remember\_state, then totally screw them up by subsequent .cfi\_\* directives and when everything is hopelessly bad, use .cfi\_restore\_state to restore the previous saved state.

## 7.25 .cfi\_return\_column register

Change return column register, i.e. the return address is either directly in register or can be accessed by rules for register.

## 7.26 .cfi\_signal\_frame

Mark current function as signal trampoline.

### 7.27 .cfi\_window\_save

SPARC register window has been saved.

# 7.28 .cfi\_escape expression[, ...]

Allows the user to add arbitrary bytes to the unwind info. One might use this to add OS-specific CFI opcodes, or generic CFI opcodes that GAS does not yet support.

## 7.29 .cfi\_val\_encoded\_addr register, encoding, label

The current value of register is label. The value of label will be encoded in the output file according to encoding; see the description of .cfi\_personality for details on this encoding.

The usefulness of equating a register to a fixed label is probably limited to the return address register. Here, it can be useful to mark a code segment that has only one return address which is reached by a direct branch and no copy of the return address exists in memory or another register.

# 7.30 .comm symbol , length

.comm declares a common symbol named symbol. When linking, a common symbol in one object file may be merged with a defined or common symbol of the same name in another object file. If 1d does not see a definition for the symbol—just one or more common symbols—then it will allocate length bytes of uninitialized memory. length must be an absolute expression. If 1d sees multiple common symbols with the same name, and they do not all have the same size, it will allocate space using the largest size.

When using ELF or (as a GNU extension) PE, the .comm directive takes an optional third argument. This is the desired alignment of the symbol, specified for ELF as a byte boundary (for example, an alignment of 16 means that the least significant 4 bits of the address should be zero), and for PE as a power of two (for example, an alignment of 5 means aligned to a 32-byte boundary). The alignment must be an absolute expression, and it must be a power of two. If 1d allocates uninitialized memory for the common symbol, it will use the alignment when placing the symbol. If no alignment is specified, as will set the alignment to the largest power of two less than or equal to the size of the symbol, up to a maximum of 16 on ELF, or the default section alignment of 4 on PE<sup>1</sup>.

<sup>&</sup>lt;sup>1</sup> This is not the same as the executable image file alignment controlled by ld's '--section-alignment' option; image file sections in PE are aligned to multiples of 4096, which is far too large an alignment for ordinary variables. It is rather the default alignment for (non-debug) sections within object ('\*.o') files, which are less strictly aligned.

The syntax for .comm differs slightly on the HPPA. The syntax is 'symbol .comm, length'; symbol is optional.

### 7.31 .data subsection

.data tells as to assemble the following statements onto the end of the data subsection numbered subsection (which is an absolute expression). If subsection is omitted, it defaults to zero.

### 7.32 .def name

Begin defining debugging information for a symbol *name*; the definition extends until the .endef directive is encountered.

# 7.33 .desc symbol, abs-expression

This directive sets the descriptor of the symbol (see Section 5.5 [Symbol Attributes], page 39) to the low 16 bits of an absolute expression.

The '.desc' directive is not available when as is configured for COFF output; it is only for a.out or b.out object format. For the sake of compatibility, as accepts it, but produces no output, when configured for COFF.

### 7.34 .dim

This directive is generated by compilers to include auxiliary debugging information in the symbol table. It is only permitted inside .def/.endef pairs.

#### 7.35 .double flonums

.double expects zero or more flonums, separated by commas. It assembles floating point numbers. The exact kind of floating point numbers emitted depends on how as is configured. See Chapter 9 [Machine Dependencies], page 79.

### 7.36 .eject

Force a page break at this point, when generating assembly listings.

### 7.37 .else

.else is part of the as support for conditional assembly; see Section 7.60 [.if], page 54. It marks the beginning of a section of code to be assembled if the condition for the preceding .if was false.

### 7.38 .elseif

.elseif is part of the as support for conditional assembly; see Section 7.60 [.if], page 54. It is shorthand for beginning a new .if block that would otherwise fill the entire .else section.

### 7.39 .end

.end marks the end of the assembly file. as does not process anything in the file past the .end directive.

### 7.40 .endef

This directive flags the end of a symbol definition begun with .def.

### 7.41 .endfunc

.endfunc marks the end of a function specified with .func.

### 7.42 .endif

.endif is part of the as support for conditional assembly; it marks the end of a block of code that is only assembled conditionally. See Section 7.60 [.if], page 54.

## 7.43 .equ symbol, expression

This directive sets the value of *symbol* to *expression*. It is synonymous with '.set'; see Section 7.97 [.set], page 68.

The syntax for equ on the HPPA is 'symbol .equ expression'.

The syntax for equ on the Z80 is 'symbol equ expression'. On the Z80 it is an eror if symbol is already defined, but the symbol is not protected from later redefinition. Compare Section 7.44 [Equiv], page 51.

# 7.44 .equiv symbol, expression

The .equiv directive is like .equ and .set, except that the assembler will signal an error if symbol is already defined. Note a symbol which has been referenced but not actually defined is considered to be undefined.

Except for the contents of the error message, this is roughly equivalent to

.ifdef SYM .err .endif .equ SYM,VAL

plus it protects the symbol from later redefinition.

# 7.45 .eqv symbol, expression

The .eqv directive is like .equiv, but no attempt is made to evaluate the expression or any part of it immediately. Instead each time the resulting symbol is used in an expression, a snapshot of its current value is taken.

#### 7.46 .err

If as assembles a .err directive, it will print an error message and, unless the '-Z' option was used, it will not generate an object file. This can be used to signal an error in conditionally compiled code.

# 7.47 .error "string"

Similarly to .err, this directive emits an error, but you can specify a string that will be emitted as the error message. If you don't specify the message, it defaults to ".error directive invoked in source file". See Section 1.7 [Error and Warning Messages], page 18.

.error "This code has not been assembled and tested."

### 7.48 .exitm

Exit early from the current macro definition. See Section 7.77 [Macro], page 59.

### 7.49 .extern

.extern is accepted in the source program—for compatibility with other assemblers—but it is ignored. as treats all undefined symbols as external.

## 7.50 .fail expression

Generates an error or a warning. If the value of the expression is 500 or more, as will print a warning message. If the value is less than 500, as will print an error message. The message will include the value of expression. This can occasionally be useful inside complex nested macros or conditional assembly.

### 7.51 .file

There are two different versions of the .file directive. Targets that support DWARF2 line number information use the DWARF2 version of .file. Other targets use the default version.

#### Default Version

This version of the .file directive tells as that we are about to start a new logical file. The syntax is:

```
.file string
```

string is the new file name. In general, the filename is recognized whether or not it is surrounded by quotes '"'; but if you wish to specify an empty file name, you must give the quotes—"". This statement may go away in future: it is only recognized to be compatible with old as programs.

#### DWARF2 Version

When emitting DWARF2 line number information, .file assigns filenames to the .debug\_line file name table. The syntax is:

```
.file fileno filename
```

The *fileno* operand should be a unique positive integer to use as the index of the entry in the table. The *filename* operand is a C string literal.

The detail of filename indices is exposed to the user because the filename table is shared with the .debug\_info section of the DWARF2 debugging information, and thus the user must know the exact indices that table entries will have.

# 7.52 .fill repeat , size , value

repeat, size and value are absolute expressions. This emits repeat copies of size bytes. Repeat may be zero or more. Size may be zero or more, but if it is more than 8, then it is deemed to have the value 8, compatible with other people's assemblers. The contents of each repeat bytes is taken from an 8-byte number. The highest order 4 bytes are zero. The lowest order 4 bytes are value rendered in the byte-order of an integer on the computer as is assembling for. Each size bytes in a repetition is taken from the lowest order size bytes of this number. Again, this bizarre behavior is compatible with other people's assemblers.

size and value are optional. If the second comma and value are absent, value is assumed zero. If the first comma and following tokens are absent, size is assumed to be 1.

### 7.53 .float flonums

This directive assembles zero or more flonums, separated by commas. It has the same effect as .single. The exact kind of floating point numbers emitted depends on how as is configured. See Chapter 9 [Machine Dependencies], page 79.

## 7.54 .func name [, label]

.func emits debugging information to denote function name, and is ignored unless the file is assembled with debugging enabled. Only '--gstabs[+]' is currently supported. label is the entry point of the function and if omitted name prepended with the 'leading char' is used. 'leading char' is usually \_ or nothing, depending on the target. All functions are currently defined to have void return type. The function must be terminated with .endfunc.

# 7.55 .global symbol, .globl symbol

.global makes the symbol visible to ld. If you define *symbol* in your partial program, its value is made available to other partial programs that are linked with it. Otherwise, *symbol* takes its attributes from a symbol of the same name from another file linked into the same program.

Both spellings ('.globl' and '.global') are accepted, for compatibility with other assemblers.

On the HPPA, .global is not always enough to make it accessible to other partial programs. You may need the HPPA-only .EXPORT directive as well. See Section 9.11.5 [HPPA Assembler Directives], page 130.

# 7.56 .gnu\_attribute tag, value

Record a GNU object attribute for this file. See Chapter 8 [Object Attributes], page 77.

#### 7.57 .hidden names

This is one of the ELF visibility directives. The other two are .internal (see Section 7.64 [.internal], page 56) and .protected (see Section 7.87 [.protected], page 64).

This directive overrides the named symbols default visibility (which is set by their binding: local, global or weak). The directive sets the visibility to hidden which means that

the symbols are not visible to other components. Such symbols are always considered to be protected as well.

# 7.58 .hword expressions

This expects zero or more expressions, and emits a 16 bit number for each.

This directive is a synonym for '.short'; depending on the target architecture, it may also be a synonym for '.word'.

### 7.59 .ident

This directive is used by some assemblers to place tags in object files. The behavior of this directive varies depending on the target. When using the a.out object file format, as simply accepts the directive for source-file compatibility with existing assemblers, but does not emit anything for it. When using COFF, comments are emitted to the .comment or .rdata section, depending on the target. When using ELF, comments are emitted to the .comment section.

## 7.60 .if absolute expression

.if marks the beginning of a section of code which is only considered part of the source program being assembled if the argument (which must be an absolute expression) is nonzero. The end of the conditional section of code must be marked by .endif (see Section 7.42 [.endif], page 51); optionally, you may include code for the alternative condition, flagged by .else (see Section 7.37 [.else], page 50). If you have several conditions to check, .elseif may be used to avoid nesting blocks if/else within each subsequent .else block.

The following variants of .if are also supported:

#### .ifdef symbol

Assembles the following section of code if the specified *symbol* has been defined. Note a symbol which has been referenced but not yet defined is considered to be undefined.

### .ifb text

Assembles the following section of code if the operand is blank (empty).

### .ifc string1, string2

Assembles the following section of code if the two strings are the same. The strings may be optionally quoted with single quotes. If they are not quoted, the first string stops at the first comma, and the second string stops at the end of the line. Strings which contain whitespace should be quoted. The string comparison is case sensitive.

### .ifeq absolute expression

Assembles the following section of code if the argument is zero.

#### .ifeqs string1, string2

Another form of .ifc. The strings must be quoted using double quotes.

#### .ifge absolute expression

Assembles the following section of code if the argument is greater than or equal to zero.

#### .ifgt absolute expression

Assembles the following section of code if the argument is greater than zero.

#### .ifle absolute expression

Assembles the following section of code if the argument is less than or equal to zero.

### .iflt absolute expression

Assembles the following section of code if the argument is less than zero.

#### .ifnb text

Like .ifb, but the sense of the test is reversed: this assembles the following section of code if the operand is non-blank (non-empty).

### .ifnc string1, string2.

Like .ifc, but the sense of the test is reversed: this assembles the following section of code if the two strings are not the same.

### .ifndef symbol

### .ifnotdef symbol

Assembles the following section of code if the specified *symbol* has not been defined. Both spelling variants are equivalent. Note a symbol which has been referenced but not yet defined is considered to be undefined.

#### .ifne absolute expression

Assembles the following section of code if the argument is not equal to zero (in other words, this is equivalent to .if).

#### .ifnes string1, string2

Like .ifeqs, but the sense of the test is reversed: this assembles the following section of code if the two strings are not the same.

# 7.61 .incbin "file"[,skip[,count]]

The incbin directive includes file verbatim at the current location. You can control the search paths used with the '-I' command-line option (see Chapter 2 [Command-Line Options], page 19). Quotation marks are required around file.

The *skip* argument skips a number of bytes from the start of the *file*. The *count* argument indicates the maximum number of bytes to read. Note that the data is not aligned in any way, so it is the user's responsibility to make sure that proper alignment is provided both before and after the **incbin** directive.

### 7.62 .include "file"

This directive provides a way to include supporting files at specified points in your source program. The code from *file* is assembled as if it followed the point of the .include; when the end of the included file is reached, assembly of the original file continues. You can control the search paths used with the '-I' command-line option (see Chapter 2 [Command-Line Options], page 19). Quotation marks are required around *file*.

# 7.63 .int expressions

Expect zero or more *expressions*, of any section, separated by commas. For each expression, emit a number that, at run time, is the value of that expression. The byte order and bit size of the number depends on what kind of target the assembly is for.

### 7.64 .internal names

This is one of the ELF visibility directives. The other two are .hidden (see Section 7.57 [.hidden], page 53) and .protected (see Section 7.87 [.protected], page 64).

This directive overrides the named symbols default visibility (which is set by their binding: local, global or weak). The directive sets the visibility to internal which means that the symbols are considered to be hidden (i.e., not visible to other components), and that some extra, processor specific processing must also be performed upon the symbols as well.

# 7.65 .irp symbol, values...

Evaluate a sequence of statements assigning different values to *symbol*. The sequence of statements starts at the .irp directive, and is terminated by an .endr directive. For each value, symbol is set to value, and the sequence of statements is assembled. If no value is listed, the sequence of statements is assembled once, with symbol set to the null string. To refer to symbol within the sequence of statements, use \symbol.

For example, assembling

```
.irp param,1,2,3
move d\param,sp@-
.endr
```

is equivalent to assembling

```
move d1,sp@-
move d2,sp@-
move d3,sp@-
```

For some caveats with the spelling of symbol, see also Section 7.77 [Macro], page 59.

# 7.66 .irpc symbol, values...

Evaluate a sequence of statements assigning different values to *symbol*. The sequence of statements starts at the .irpc directive, and is terminated by an .endr directive. For each character in *value*, *symbol* is set to the character, and the sequence of statements is assembled. If no *value* is listed, the sequence of statements is assembled once, with *symbol* set to the null string. To refer to *symbol* within the sequence of statements, use \symbol.

For example, assembling

```
.irpc param,123
move d\param,sp@-
.endr
```

is equivalent to assembling

```
move d1,sp@-move d2,sp@-
```

### move d3,sp@-

For some caveats with the spelling of *symbol*, see also the discussion at See Section 7.77 [Macro], page 59.

# 7.67 .lcomm symbol , length

Reserve *length* (an absolute expression) bytes for a local common denoted by *symbol*. The section and value of *symbol* are those of the new local common. The addresses are allocated in the bss section, so that at run-time the bytes start off zeroed. *Symbol* is not declared global (see Section 7.55 [.global], page 53), so is normally not visible to 1d.

Some targets permit a third argument to be used with .lcomm. This argument specifies the desired alignment of the symbol in the bss section.

The syntax for .lcomm differs slightly on the HPPA. The syntax is 'symbol .lcomm, length'; symbol is optional.

# **7.68** .lflags

as accepts this directive, for compatibility with other assemblers, but ignores it.

### 7.69 .line line-number

Change the logical line number. line-number must be an absolute expression. The next line has that logical line number. Therefore any other statements on the current line (after a statement separator character) are reported as on logical line number line-number -1. One day as will no longer support this directive: it is recognized only for compatibility with existing assembler programs.

Even though this is a directive associated with the a.out or b.out object-code formats, as still recognizes it when producing COFF output, and treats '.line' as though it were the COFF '.ln' if it is found outside a .def/.endef pair.

Inside a .def, '.line' is, instead, one of the directives used by compilers to generate auxiliary symbol information for debugging.

# 7.70 .linkonce [type]

Mark the current section so that the linker only includes a single copy of it. This may be used to include the same section in several different object files, but ensure that the linker will only include it once in the final output file. The .linkonce pseudo-op must be used for each instance of the section. Duplicate sections are detected based on the section name, so it should be unique.

This directive is only supported by a few object file formats; as of this writing, the only object file format which supports it is the Portable Executable format used on Windows NT.

The *type* argument is optional. If specified, it must be one of the following strings. For example:

.linkonce same\_size

Not all types may be supported on all object file formats.

discard Silently discard duplicate sections. This is the default.

one\_only Warn if there are duplicate sections, but still keep only one copy.

same\_size

Warn if any of the duplicates have different sizes.

same\_contents

Warn if any of the duplicates do not have exactly the same contents.

### 7.71 .list

Control (in conjunction with the .nolist directive) whether or not assembly listings are generated. These two directives maintain an internal counter (which is zero initially). list increments the counter, and .nolist decrements it. Assembly listings are generated whenever the counter is greater than zero.

By default, listings are disabled. When you enable them (with the '-a' command line option; see Chapter 2 [Command-Line Options], page 19), the initial value of the listing counter is one.

### 7.72 .ln line-number

".ln" is a synonym for ".line".

# 7.73 .loc fileno lineno [column] [options]

When emitting DWARF2 line number information, the .loc directive will add a row to the .debug\_line line number matrix corresponding to the immediately following assembly instruction. The *fileno*, *lineno*, and optional *column* arguments will be applied to the .debug\_line state machine before the row is added.

The options are a sequence of the following tokens in any order:

#### basic\_block

This option will set the basic\_block register in the .debug\_line state machine to true.

### prologue\_end

This option will set the prologue\_end register in the .debug\_line state machine to true.

#### epilogue\_begin

This option will set the epilogue\_begin register in the .debug\_line state machine to true.

### is\_stmt value

This option will set the is\_stmt register in the .debug\_line state machine to value, which must be either 0 or 1.

#### isa value

This directive will set the isa register in the .debug\_line state machine to value, which must be an unsigned integer.

#### discriminator value

This directive will set the discriminator register in the .debug\_line state machine to value, which must be an unsigned integer.

### 7.74 .loc\_mark\_labels enable

When emitting DWARF2 line number information, the .loc\_mark\_labels directive makes the assembler emit an entry to the .debug\_line line number matrix with the basic\_block register in the state machine set whenever a code label is seen. The *enable* argument should be either 1 or 0, to enable or disable this function respectively.

#### 7.75 .local names

This directive, which is available for ELF targets, marks each symbol in the commaseparated list of names as a local symbol so that it will not be externally visible. If the symbols do not already exist, they will be created.

For targets where the .1comm directive (see Section 7.67 [Lcomm], page 57) does not accept an alignment argument, which is the case for most ELF targets, the .1ocal directive can be used in combination with .comm (see Section 7.30 [Comm], page 49) to define aligned local common data.

# 7.76 .long expressions

.long is the same as '.int'. See Section 7.63 [.int], page 56.

#### 7.77 .macro

The commands .macro and .endm allow you to define macros that generate assembly output. For example, this definition specifies a macro sum that puts a sequence of numbers into memory:

```
.macro sum from=0, to=5
.long \from
.if \to-\from
sum "(\from+1)",\to
.endif
.endm
```

With that definition, 'SUM 0,5' is equivalent to this assembly input:

```
.long 0
.long 1
.long 2
.long 3
.long 4
.long 5
```

#### .macro macname

#### .macro macname macargs ...

Begin the definition of a macro called *macname*. If your macro definition requires arguments, specify their names after the macro name, separated by

commas or spaces. You can qualify the macro argument to indicate whether all invocations must specify a non-blank value (through ':req'), or whether it takes all of the remaining arguments (through ':vararg'). You can supply a default value for any macro argument by following the name with '=deflt'. You cannot define two macros with the same macname unless it has been subject to the .purgem directive (see Section 7.89 [Purgem], page 64) between the two definitions. For example, these are all valid .macro statements:

#### .macro comm

Begin the definition of a macro called comm, which takes no arguments

```
.macro plus1 p, p1
.macro plus1 p p1
```

Either statement begins the definition of a macro called plus1, which takes two arguments; within the macro definition, write '\p' or '\p1' to evaluate the arguments.

#### .macro reserve\_str p1=0 p2

Begin the definition of a macro called reserve\_str, with two arguments. The first argument has a default value, but not the second. After the definition is complete, you can call the macro either as 'reserve\_str a, b' (with '\p1' evaluating to a and '\p2' evaluating to b), or as 'reserve\_str , b' (with '\p1' evaluating as the default, in this case '0', and '\p2' evaluating to b).

#### .macro m p1:req, p2=0, p3:vararg

Begin the definition of a macro called m, with at least three arguments. The first argument must always have a value specified, but not the second, which instead has a default value. The third formal will get assigned all remaining arguments specified at invocation time.

When you call a macro, you can specify the argument values either by position, or by keyword. For example, 'sum 9,17' is equivalent to 'sum to=17, from=9'.

Note that since each of the *macargs* can be an identifier exactly as any other one permitted by the target architecture, there may be occasional problems if the target hand-crafts special meanings to certain characters when they occur in a special position. For example, if the colon (:) is generally permitted to be part of a symbol name, but the architecture specific code special-cases it when occurring as the final character of a symbol (to denote a label), then the macro parameter replacement code will have no way of knowing that and consider the whole construct (including the colon) an identifier, and check only this identifier for being the subject to parameter substitution. So for example this macro definition:

```
.macro label 1
\1:
.endm
```

might not work as expected. Invoking 'label foo' might not create a label called 'foo' but instead just insert the text '\l:' into the assembler source, probably generating an error about an unrecognised identifier.

Similarly problems might occur with the period character ('.') which is often allowed inside opcode names (and hence identifier names). So for example constructing a macro to build an opcode from a base name and a length specifier like this:

```
. \verb|macro| opcode base length| \\ \verb|\base|. \\ \verb|\length|
```

and invoking it as 'opcode store 1' will not create a 'store.1' instruction but instead generate some kind of error as the assembler tries to interpret the text 'base.\length'.

There are several possible ways around this problem:

#### Insert white space

If it is possible to use white space characters then this is the simplest solution. eg:

```
.macro label 1
\l :
.endm
```

Use '\()' The string '\()' can be used to separate the end of a macro argument from the following text. eg:

#### Use the alternate macro syntax mode

In the alternative macro syntax mode the ampersand character ('&') can be used as a separator. eg:

```
.altmacro
.macro label 1
1&:
.endm
```

Note: this problem of correctly identifying string parameters to pseudo ops also applies to the identifiers used in .irp (see Section 7.65 [Irp], page 56) and .irpc (see Section 7.66 [Irpc], page 56) as well.

.endm Mark the end of a macro definition.

.exitm Exit early from the current macro definition.

as maintains a counter of how many macros it has executed in this pseudovariable; you can copy that number to your output with '\@', but only within a macro definition.

```
LOCAL name [ , ...]
```

Warning: LOCAL is only available if you select "alternate macro syntax" with '--alternate' or .altmacro. See Section 7.4 [.altmacro], page 46.

### 7.78 .mri val

If val is non-zero, this tells as to enter MRI mode. If val is zero, this tells as to exit MRI mode. This change affects code assembled until the next .mri directive, or until the end of the file. See Section 2.9 [MRI mode], page 21.

#### 7.79 .noaltmacro

Disable alternate macro mode. See Section 7.4 [Altmacro], page 46.

### 7.80 .nolist

Control (in conjunction with the .list directive) whether or not assembly listings are generated. These two directives maintain an internal counter (which is zero initially). list increments the counter, and .nolist decrements it. Assembly listings are generated whenever the counter is greater than zero.

# 7.81 .octa bignums

This directive expects zero or more bignums, separated by commas. For each bignum, it emits a 16-byte integer.

The term "octa" comes from contexts in which a "word" is two bytes; hence *octa*-word for 16 bytes.

# 7.82 .org new-lc , fill

Advance the location counter of the current section to new-lc. new-lc is either an absolute expression or an expression with the same section as the current subsection. That is, you can't use .org to cross sections: if new-lc has the wrong section, the .org directive is ignored. To be compatible with former assemblers, if the section of new-lc is absolute, as issues a warning, then pretends the section of new-lc is the same as the current subsection.

.org may only increase the location counter, or leave it unchanged; you cannot use .org to move the location counter backwards.

Because as tries to assemble programs in one pass, *new-lc* may not be undefined. If you really detest this restriction we eagerly await a chance to share your improved assembler.

Beware that the origin is relative to the start of the section, not to the start of the subsection. This is compatible with other people's assemblers.

When the location counter (of the current subsection) is advanced, the intervening bytes are filled with *fill* which should be an absolute expression. If the comma and *fill* are omitted, *fill* defaults to zero.

# 7.83 .p2align[wl] abs-expr, abs-expr, abs-expr

Pad the location counter (in the current subsection) to a particular storage boundary. The first expression (which must be absolute) is the number of low-order zero bits the location counter must have after advancement. For example '.p2align 3' advances the location counter until it a multiple of 8. If the location counter is already a multiple of 8, no change is needed.

The second expression (also absolute) gives the fill value to be stored in the padding bytes. It (and the comma) may be omitted. If it is omitted, the padding bytes are normally zero. However, on some systems, if the section is marked as containing code and the fill value is omitted, the space is filled with no-op instructions.

The third expression is also absolute, and is also optional. If it is present, it is the maximum number of bytes that should be skipped by this alignment directive. If doing the alignment would require skipping more bytes than the specified maximum, then the alignment is not done at all. You can omit the fill value (the second argument) entirely by simply using two commas after the required alignment; this can be useful if you want the alignment to be filled with no-op instructions when appropriate.

The .p2alignw and .p2alignl directives are variants of the .p2align directive. The .p2alignw directive treats the fill pattern as a two byte word value. The .p2alignl directives treats the fill pattern as a four byte longword value. For example, .p2alignw 2,0x368d will align to a multiple of 4. If it skips two bytes, they will be filled in with the value 0x368d (the exact placement of the bytes depends upon the endianness of the processor). If it skips 1 or 3 bytes, the fill value is undefined.

### 7.84 .popsection

This is one of the ELF section stack manipulation directives. The others are .section (see Section 7.96 [Section], page 66), .subsection (see Section 7.107 [SubSection], page 71), .pushsection (see Section 7.90 [PushSection], page 64), and .previous (see Section 7.85 [Previous], page 63).

This directive replaces the current section (and subsection) with the top section (and subsection) on the section stack. This section is popped off the stack.

# 7.85 .previous

This is one of the ELF section stack manipulation directives. The others are .section (see Section 7.96 [Section], page 66), .subsection (see Section 7.107 [SubSection], page 71), .pushsection (see Section 7.90 [PushSection], page 64), and .popsection (see Section 7.84 [PopSection], page 63).

This directive swaps the current section (and subsection) with most recently referenced section/subsection pair prior to this one. Multiple .previous directives in a row will flip between two sections (and their subsections). For example:

```
.section A
.subsection 1
.word 0x1234
.subsection 2
.word 0x5678
.previous
.word 0x9abc
```

Will place 0x1234 and 0x9abc into subsection 1 and 0x5678 into subsection 2 of section A. Whilst:

```
.section A
.subsection 1
  # Now in section A subsection 1
.word 0x1234
.section B
```

```
.subsection 0
  # Now in section B subsection 0
  .word 0x5678
.subsection 1
  # Now in section B subsection 1
  .word 0x9abc
.previous
  # Now in section B subsection 0
  .word 0xdef0
```

Will place 0x1234 into section A, 0x5678 and 0xdef0 into subsection 0 of section B and 0x9abc into subsection 1 of section B.

In terms of the section stack, this directive swaps the current section with the top section on the section stack.

# 7.86 .print string

as will print string on the standard output during assembly. You must put string in double quotes.

# 7.87 .protected names

This is one of the ELF visibility directives. The other two are .hidden (see Section 7.57 [Hidden], page 53) and .internal (see Section 7.64 [Internal], page 56).

This directive overrides the named symbols default visibility (which is set by their binding: local, global or weak). The directive sets the visibility to protected which means that any references to the symbols from within the components that defines them must be resolved to the definition in that component, even if a definition in another component would normally preempt this.

# 7.88 .psize lines , columns

Use this directive to declare the number of lines—and, optionally, the number of columns—to use for each page, when generating listings.

If you do not use .psize, listings use a default line-count of 60. You may omit the comma and *columns* specification; the default width is 200 columns.

as generates formfeeds whenever the specified number of lines is exceeded (or whenever you explicitly request one, using .eject).

If you specify *lines* as 0, no formfeeds are generated save those explicitly specified with .eject.

# 7.89 .purgem name

Undefine the macro *name*, so that later uses of the string will not be expanded. See Section 7.77 [Macro], page 59.

# 7.90 .pushsection name [, subsection] [, "flags"[, @type[,arguments]]]

This is one of the ELF section stack manipulation directives. The others are .section (see Section 7.96 [Section], page 66), .subsection (see Section 7.107 [SubSection], page 71),

.popsection (see Section 7.84 [PopSection], page 63), and .previous (see Section 7.85 [Previous], page 63).

This directive pushes the current section (and subsection) onto the top of the section stack, and then replaces the current section and subsection with name and subsection. The optional flags, type and arguments are treated the same as in the .section (see Section 7.96 [Section], page 66) directive.

### 7.91 .quad bignums

.quad expects zero or more bignums, separated by commas. For each bignum, it emits an 8-byte integer. If the bignum won't fit in 8 bytes, it prints a warning message; and just takes the lowest order 8 bytes of the bignum.

The term "quad" comes from contexts in which a "word" is two bytes; hence *quad*-word for 8 bytes.

# 7.92 .reloc offset, reloc\_name[, expression]

Generate a relocation at offset of type reloc\_name with value expression. If offset is a number, the relocation is generated in the current section. If offset is an expression that resolves to a symbol plus offset, the relocation is generated in the given symbol's section. expression, if present, must resolve to a symbol plus addend or to an absolute value, but note that not all targets support an addend. e.g. ELF REL targets such as i386 store an addend in the section contents rather than in the relocation. This low level interface does not support addends stored in the section.

# 7.93 .rept count

Repeat the sequence of lines between the .rept directive and the next .endr directive *count* times.

For example, assembling

.rept 3 .long 0 .endr

is equivalent to assembling

.long 0 .long 0 .long 0

# 7.94 .sbttl "subheading"

Use subheading as the title (third line, immediately after the title line) when generating assembly listings.

This directive affects subsequent pages, as well as the current page if it appears within ten lines of the top of a page.

#### 7.95 .scl class

Set the storage-class value for a symbol. This directive may only be used inside a .def/.endef pair. Storage class may flag whether a symbol is static or external, or it may record further symbolic debugging information.

#### 7.96 .section name

Use the .section directive to assemble the following code into a section named name.

This directive is only supported for targets that actually support arbitrarily named sections; on a.out targets, for example, it is not accepted, even with a standard a.out section name.

#### **COFF** Version

For COFF targets, the .section directive is used in one of the following ways:

```
.section name[, "flags"]
.section name[, subsection]
```

If the optional argument is quoted, it is taken as flags to use for the section. Each flag is a single character. The following flags are recognized:

```
b
            bss section (uninitialized data)
            section is not loaded
n
            writable section
W
            data section
d
            read-only section
r
            executable section
X
            shared section (meaningful for PE targets)
S
            ignored. (For compatibility with the ELF version)
а
            section is not readable (meaningful for PE targets)
у
0-9
            single-digit power-of-two section alignment (GNU extension)
```

If no flags are specified, the default flags depend upon the section name. If the section name is not recognized, the default will be for the section to be loaded and writable. Note the n and w flags remove attributes from the section, rather than adding them, so if they are used on their own it will be as if no flags had been specified at all.

If the optional argument to the .section directive is not quoted, it is taken as a subsection number (see Section 4.4 [Sub-Sections], page 33).

#### ELF Version

This is one of the ELF section stack manipulation directives. The others are .subsection (see Section 7.107 [SubSection], page 71), .pushsection (see Section 7.90 [PushSection], page 64), .popsection (see Section 7.84 [PopSection], page 63), and .previous (see Section 7.85 [Previous], page 63).

For ELF targets, the .section directive is used like this:

```
.section name [, "flags"[, @type[,flag_specific_arguments]]]
```

The optional flags argument is a quoted string which may contain any combination of the following characters:

- a section is allocatable
- e section is excluded from executable and shared library.
- w section is writable
- x section is executable
- M section is mergeable
- S section contains zero terminated strings
- g section is a member of a section group
- T section is used for thread-local-storage

The optional type argument may contain one of the following constants:

#### @progbits

section contains data

**@nobits** section does not contain data (i.e., section only occupies space)

Cnote section contains data which is used by things other than the program

#### @init\_array

section contains an array of pointers to init functions

#### @fini\_array

section contains an array of pointers to finish functions

#### @preinit\_array

section contains an array of pointers to pre-init functions

Many targets only support the first three section types.

Note on targets where the @ character is the start of a comment (eg ARM) then another character is used instead. For example the ARM port uses the % character.

If flags contains the M symbol then the type argument must be specified as well as an extra argument—entsize—like this:

```
.section name , "flags"M, @type, entsize
```

Sections with the M flag but not S flag must contain fixed size constants, each entsize octets long. Sections with both M and S must contain zero terminated strings where each character is entsize bytes long. The linker may remove duplicates within sections with the same name, same entity size and same flags. entsize must be an absolute expression. For sections with both M and S, a string which is a suffix of a larger string is considered a duplicate. Thus "def" will be merged with "abcdef"; A reference to the first "def" will be changed to a reference to "abcdef"+3.

If flags contains the G symbol then the type argument must be present along with an additional field like this:

```
.section name , "flags"G, @type, GroupName[, linkage]
```

The *GroupName* field specifies the name of the section group to which this particular section belongs. The optional linkage field can contain:

comdat indicates that only one copy of this section should be retained

```
.gnu.linkonce
```

an alias for comdat

Note: if both the M and G flags are present then the fields for the Merge flag should come first, like this:

```
.section name , "flags"MG, @type, entsize, GroupName[, linkage]
```

If no flags are specified, the default flags depend upon the section name. If the section name is not recognized, the default will be for the section to have none of the above flags: it will not be allocated in memory, nor writable, nor executable. The section will contain data.

For ELF targets, the assembler supports another type of .section directive for compatibility with the Solaris assembler:

```
.section "name"[, flags...]
```

Note that the section name is quoted. There may be a sequence of comma separated flags:

#alloc section is allocatable

#write section is writable

#execinstr

section is executable

#exclude section is excluded from executable and shared library.

#tls section is used for thread local storage

This directive replaces the current section and subsection. See the contents of the gas testsuite directory gas/testsuite/gas/elf for some examples of how this directive and the other section stack directives work.

# 7.97 .set symbol, expression

Set the value of symbol to expression. This changes symbol's value and type to conform to expression. If symbol was flagged as external, it remains flagged (see Section 5.5 [Symbol Attributes], page 39).

You may .set a symbol many times in the same assembly.

If you .set a global symbol, the value stored in the object file is the last value stored into it.

On Z80 set is a real instruction, use 'symbol defl expression' instead.

## 7.98 .short expressions

```
. short is normally the same as '.word'. See Section 7.121 [.word], page 74.
```

In some configurations, however, .short and .word generate numbers of different lengths. See Chapter 9 [Machine Dependencies], page 79.

### 7.99 .single flonums

This directive assembles zero or more flonums, separated by commas. It has the same effect as .float. The exact kind of floating point numbers emitted depends on how as is configured. See Chapter 9 [Machine Dependencies], page 79.

### 7.100 .size

This directive is used to set the size associated with a symbol.

### **COFF** Version

For COFF targets, the .size directive is only permitted inside .def/.endef pairs. It is used like this:

.size expression

#### ELF Version

For ELF targets, the .size directive is used like this:

.size name , expression

This directive sets the size associated with a symbol *name*. The size in bytes is computed from *expression* which can make use of label arithmetic. This directive is typically used to set the size of function symbols.

# 7.101 .skip size , fill

This directive emits size bytes, each of value fill. Both size and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. This is the same as '.space'.

# 7.102 .sleb128 expressions

sleb128 stands for "signed little endian base 128." This is a compact, variable length representation of numbers used by the DWARF symbolic debugging format. See Section 7.113 [.uleb128], page 73.

# 7.103 .space size , fill

This directive emits size bytes, each of value fill. Both size and fill are absolute expressions. If the comma and fill are omitted, fill is assumed to be zero. This is the same as '.skip'.

Warning: .space has a completely different meaning for HPPA targets; use .block as a substitute. See HP9000 Series 800 Assembly Language Reference Manual (HP 92432-90001) for the meaning of the .space directive. See Section 9.11.5 [HPPA Assembler Directives], page 130, for a summary.

# 7.104 .stabd, .stabn, .stabs

There are three directives that begin '.stab'. All emit symbols (see Chapter 5 [Symbols], page 37), for use by symbolic debuggers. The symbols are not entered in the as hash table: they cannot be referenced elsewhere in the source file. Up to five fields are required:

string This is the symbol's name. It may contain any character except '\000', so is more general than ordinary symbol names. Some debuggers used to code arbitrarily complex structures into symbol names using this field.

type An absolute expression. The symbol's type is set to the low 8 bits of this expression. Any bit pattern is permitted, but 1d and debuggers choke on silly bit patterns.

other An absolute expression. The symbol's "other" attribute is set to the low 8 bits of this expression.

desc An absolute expression. The symbol's descriptor is set to the low 16 bits of this expression.

value An absolute expression which becomes the symbol's value.

If a warning is detected while reading a .stabd, .stabn, or .stabs statement, the symbol has probably already been created; you get a half-formed symbol in your object file. This is compatible with earlier assemblers!

#### .stabd type , other , desc

The "name" of the symbol generated is not even an empty string. It is a null pointer, for compatibility. Older assemblers used a null pointer so they didn't waste space in object files with empty strings.

The symbol's value is set to the location counter, relocatably. When your program is linked, the value of this symbol is the address of the location counter when the .stabd was assembled.

```
.stabn type , other , desc , value
```

The name of the symbol is set to the empty string "".

```
.stabs string , type , other , desc , value All five fields are specified.
```

# 7.105 .string "str", .string8 "str", .string16

```
"str", .string32 "str", .string64 "str"
```

Copy the characters in *str* to the object file. You may specify more than one string to copy, separated by commas. Unless otherwise specified for a particular machine, the assembler marks the end of each string with a 0 byte. You can use any of the escape sequences described in Section 3.6.1.1 [Strings], page 27.

The variants string16, string32 and string64 differ from the string pseudo opcode in that each 8-bit character from str is copied and expanded to 16, 32 or 64 bits respectively. The expanded characters are stored in target endianness byte order.

#### Example:

```
.string32 "BYE" expands to: .string "B\0\0\0Y\0\0E\0\0\" /* On little endian targets. */ .string "\0\0\0B\0\0Y\0\0\0E" /* On big endian targets. */
```

# 7.106 .struct expression

Switch to the absolute section, and set the section offset to expression, which must be an absolute expression. You might use this as follows:

```
.struct 0
field1:
    .struct field1 + 4
field2:
    .struct field2 + 4
field3:
```

This would define the symbol field1 to have the value 0, the symbol field2 to have the value 4, and the symbol field3 to have the value 8. Assembly would be left in the absolute section, and you would need to use a .section directive of some sort to change to some other section before further assembly.

### 7.107 .subsection name

This is one of the ELF section stack manipulation directives. The others are .section (see Section 7.96 [Section], page 66), .pushsection (see Section 7.90 [PushSection], page 64), .popsection (see Section 7.84 [PopSection], page 63), and .previous (see Section 7.85 [Previous], page 63).

This directive replaces the current subsection with name. The current section is not changed. The replaced subsection is put onto the section stack in place of the then current top of stack subsection.

# 7.108 .symver

Use the .symver directive to bind symbols to specific version nodes within a source file. This is only supported on ELF platforms, and is typically used when assembling files to be linked into a shared library. There are cases where it may make sense to use this in objects to be bound into an application itself so as to override a versioned symbol from a shared library.

```
For ELF targets, the .symver directive can be used like this: .symver name, name2@nodename
```

If the symbol name is defined within the file being assembled, the .symver directive effectively creates a symbol alias with the name name2@nodename, and in fact the main reason that we just don't try and create a regular alias is that the @ character isn't permitted in symbol names. The name2 part of the name is the actual name of the symbol by which it will be externally referenced. The name name itself is merely a name of convenience that is used so that it is possible to have definitions for multiple versions of a function within a single source file, and so that the compiler can unambiguously know which version of a function is being mentioned. The nodename portion of the alias should be the name of a node specified in the version script supplied to the linker when building a shared library. If you are attempting to override a versioned symbol from a shared library, then nodename should correspond to the nodename of the symbol you are trying to override.

If the symbol name is not defined within the file being assembled, all references to name will be changed to name2@nodename. If no reference to name is made, name2@nodename will be removed from the symbol table.

Another usage of the .symver directive is:

```
.symver name, name2@@nodename
```

In this case, the symbol name must exist and be defined within the file being assembled. It is similar to name2@nodename. The difference is name2@nodename will also be used to resolve references to name2 by the linker.

The third usage of the .symver directive is:

```
.symver name, name2@@@nodename
```

When name is not defined within the file being assembled, it is treated as name2@nodename. When name is defined within the file being assembled, the symbol name, name, will be changed to name2@@nodename.

## 7.109 .tag structname

This directive is generated by compilers to include auxiliary debugging information in the symbol table. It is only permitted inside .def/.endef pairs. Tags are used to link structure definitions in the symbol table with instances of those structures.

#### 7.110 .text subsection

Tells as to assemble the following statements onto the end of the text subsection numbered subsection, which is an absolute expression. If subsection is omitted, subsection number zero is used.

# 7.111 .title "heading"

Use *heading* as the title (second line, immediately after the source file name and pagenumber) when generating assembly listings.

This directive affects subsequent pages, as well as the current page if it appears within ten lines of the top of a page.

# 7.112 .type

This directive is used to set the type of a symbol.

#### COFF Version

For COFF targets, this directive is permitted only within .def/.endef pairs. It is used like this:

```
.type int
```

This records the integer int as the type attribute of a symbol table entry.

#### ELF Version

For ELF targets, the .type directive is used like this:

```
.type name , type description
```

This sets the type of symbol name to be either a function symbol or an object symbol. There are five different syntaxes supported for the type description field, in order to provide compatibility with various other assemblers.

Because some of the characters used in these syntaxes (such as '@' and '#') are comment characters for some architectures, some of the syntaxes below do not work on all architectures. The first variant will be accepted by the GNU assembler on all architectures so that variant should be used for maximum portability, if you do not need to assemble your code with other assemblers.

The syntaxes supported are:

```
.type <name> STT_<TYPE_IN_UPPER_CASE>
.type <name>,#<type>
.type <name>,@<type>
.type <name>,%<type>
.type <name>,"<type>
.type <name>,"<type>
```

The types supported are:

STT\_FUNC

function Mark the symbol as being a function name.

STT\_GNU\_IFUNC

gnu\_indirect\_function

Mark the symbol as an indirect function when evaluated during reloc processing. (This is only supported on Linux targeted assemblers).

STT\_OBJECT

object Mark the symbol as being a data object.

STT\_TLS

tls\_object

Mark the symbol as being a thead-local data object.

STT\_COMMON

common Mark the symbol as being a common data object.

STT\_NOTYPE

notype Does not mark the symbol in any way. It is supported just for completeness.

gnu\_unique\_object

Marks the symbol as being a globally unique data object. The dynamic linker will make sure that in the entire process there is just one symbol with this name and type in use. (This is only supported on Linux targeted assemblers).

Note: Some targets support extra types in addition to those listed above.

# 7.113 .uleb128 expressions

uleb128 stands for "unsigned little endian base 128." This is a compact, variable length representation of numbers used by the DWARF symbolic debugging format. See Section 7.102 [.sleb128], page 69.

#### 7.114 .val addr

This directive, permitted only within .def/.endef pairs, records the address addr as the value attribute of a symbol table entry.

## 7.115 .version "string"

This directive creates a .note section and places into it an ELF formatted note of type NT\_VERSION. The note's name is set to string.

### 7.116 .vtable\_entry table, offset

This directive finds or creates a symbol table and creates a VTABLE\_ENTRY relocation for it with an addend of offset.

### 7.117 .vtable\_inherit child, parent

This directive finds the symbol child and finds or creates the symbol parent and then creates a VTABLE\_INHERIT relocation for the parent whose addend is the value of the child symbol. As a special case the parent name of 0 is treated as referring to the \*ABS\* section.

# 7.118 .warning "string"

Similar to the directive .error (see Section 7.47 [.error "string"], page 52), but just emits a warning.

#### 7.119 .weak names

This directive sets the weak attribute on the comma separated list of symbol names. If the symbols do not already exist, they will be created.

On COFF targets other than PE, weak symbols are a GNU extension. This directive sets the weak attribute on the comma separated list of symbol names. If the symbols do not already exist, they will be created.

On the PE target, weak symbols are supported natively as weak aliases. When a weak symbol is created that is not an alias, GAS creates an alternate symbol to hold the default value.

# 7.120 .weakref alias, target

This directive creates an alias to the target symbol that enables the symbol to be referenced with weak-symbol semantics, but without actually making it weak. If direct references or definitions of the symbol are present, then the symbol will not be weak, but if all references to it are through weak references, the symbol will be marked as weak in the symbol table.

The effect is equivalent to moving all references to the alias to a separate assembly source file, renaming the alias to the symbol in it, declaring the symbol as weak there, and running a reloadable link to merge the object files resulting from the assembly of the new source file and the old source file that had the references to the alias removed.

The alias itself never makes to the symbol table, and is entirely handled within the assembler.

# 7.121 .word expressions

This directive expects zero or more expressions, of any section, separated by commas.

The size of the number emitted, and its byte order, depend on what target computer the assembly is for.

Warning: Special Treatment to support Compilers

Machines with a 32-bit address space, but that do less than 32-bit addressing, require the following special treatment. If the machine of interest to you does 32-bit addressing (or doesn't require it; see Chapter 9 [Machine Dependencies], page 79), you can ignore this issue.

In order to assemble compiler output into something that works, as occasionally does strange things to '.word' directives. Directives of the form '.word sym1-sym2' are often emitted by compilers as part of jump tables. Therefore, when as assembles a directive of the form '.word sym1-sym2', and the difference between sym1 and sym2 does not fit in 16 bits, as creates a secondary jump table, immediately before the next label. This secondary jump table is preceded by a short-jump to the first byte after the secondary table. This short-jump prevents the flow of control from accidentally falling into the new table. Inside the table is a long-jump to sym2. The original '.word' contains sym1 minus the address of the long-jump to sym2.

If there were several occurrences of '.word sym1-sym2' before the secondary jump table, all of them are adjusted. If there was a '.word sym3-sym4', that also did not fit in sixteen bits, a long-jump to sym4 is included in the secondary jump table, and the .word directives are adjusted to contain sym3 minus the address of the long-jump to sym4; and so on, for as many entries in the original jump table as necessary.

# 7.122 Deprecated Directives

One day these directives won't work. They are included for compatibility with older assemblers.

- .abort
- .line

# 8 Object Attributes

as assembles source files written for a specific architecture into object files for that architecture. But not all object files are alike. Many architectures support incompatible variations. For instance, floating point arguments might be passed in floating point registers if the object file requires hardware floating point support—or floating point arguments might be passed in integer registers if the object file supports processors with no hardware floating point unit. Or, if two objects are built for different generations of the same architecture, the combination may require the newer generation at run-time.

This information is useful during and after linking. At link time, 1d can warn about incompatible object files. After link time, tools like gdb can use it to process the linked file correctly.

Compatibility information is recorded as a series of object attributes. Each attribute has a *vendor*, *tag*, and *value*. The vendor is a string, and indicates who sets the meaning of the tag. The tag is an integer, and indicates what property the attribute describes. The value may be a string or an integer, and indicates how the property affects this object. Missing attributes are the same as attributes with a zero value or empty string value.

Object attributes were developed as part of the ABI for the ARM Architecture. The file format is documented in *ELF* for the ARM Architecture.

# 8.1 GNU Object Attributes

The .gnu\_attribute directive records an object attribute with vendor 'gnu'.

Except for 'Tag\_compatibility', which has both an integer and a string for its value, GNU attributes have a string value if the tag number is odd and an integer value if the tag number is even. The second bit (tag & 2 is set for architecture-independent attributes and clear for architecture-dependent ones.

#### 8.1.1 Common GNU attributes

These attributes are valid on all architectures.

Tag\_compatibility (32)

The compatibility attribute takes an integer flag value and a vendor name. If the flag value is 0, the file is compatible with other toolchains. If it is 1, then the file is only compatible with the named toolchain. If it is greater than 1, the file can only be processed by other toolchains under some private arrangement indicated by the flag value and the vendor name.

### 8.1.2 MIPS Attributes

 $Tag_GNU_MIPS_ABI_FP$  (4)

The floating-point ABI used by this object file. The value will be:

- 0 for files not affected by the floating-point ABI.
- 1 for files using the hardware floating-point with a standard double-precision FPU.
- 2 for files using the hardware floating-point ABI with a single-precision FPU.

- 3 for files using the software floating-point ABI.
- 4 for files using the hardware floating-point ABI with 64-bit wide double-precision floating-point registers and 32-bit wide general purpose registers.

#### 8.1.3 PowerPC Attributes

 $Tag\_GNU\_Power\_ABI\_FP$  (4)

The floating-point ABI used by this object file. The value will be:

- 0 for files not affected by the floating-point ABI.
- 1 for files using double-precision hardware floating-point ABI.
- 2 for files using the software floating-point ABI.
- 3 for files using single-precision hardware floating-point ABI.

Tag\_GNU\_Power\_ABI\_Vector (8)

The vector ABI used by this object file. The value will be:

- 0 for files not affected by the vector ABI.
- 1 for files using general purpose registers to pass vectors.
- 2 for files using AltiVec registers to pass vectors.
- 3 for files using SPE registers to pass vectors.

# 8.2 Defining New Object Attributes

If you want to define a new GNU object attribute, here are the places you will need to modify. New attributes should be discussed on the 'binutils' mailing list.

- This manual, which is the official register of attributes.
- The header for your architecture 'include/elf', to define the tag.
- The 'bfd' support file for your architecture, to merge the attribute and issue any appropriate link warnings.
- Test cases in 'ld/testsuite' for merging and link warnings.
- 'binutils/readelf.c' to display your attribute.
- GCC, if you want the compiler to mark the attribute automatically.

# 9 Machine Dependent Features

The machine instruction sets are (almost by definition) different on each machine where as runs. Floating point representations vary as well, and as often supports a few additional directives or command-line options for compatibility with other assemblers on a particular platform. Finally, some versions of as support special pseudo-instructions for branch optimization.

This chapter discusses most of these differences, though it does not include details on any machine's instruction set. For details on that subject, see the hardware manufacturer's manual.

## 9.1 Alpha Dependent Features

#### 9.1.1 Notes

The documentation here is primarily for the ELF object format. as also supports the ECOFF and EVAX formats, but features specific to these formats are not yet documented.

### 9.1.2 Options

-mcpu

This option specifies the target processor. If an attempt is made to assemble an instruction which will not execute on the target processor, the assembler may either expand the instruction as a macro or issue an error message. This option is equivalent to the .arch directive.

The following processor names are recognized: 21064, 21064a, 21066, 21068, 21164, 21164a, 21164pc, 21264, 21264a, 21264b, ev4, ev5, lca45, ev5, ev56, pca56, ev6, ev67, ev68. The special name all may be used to allow the assembler to accept instructions valid for any Alpha processor.

In order to support existing practice in OSF/1 with respect to .arch, and existing practice within MILO (the Linux ARC bootloader), the numbered processor names (e.g. 21064) enable the processor-specific PALcode instructions, while the "electro-vlasic" names (e.g. ev4) do not.

Enables or disables the generation of .mdebug encapsulation for stabs directives and procedure descriptors. The default is to automatically enable .mdebug when the first stabs directive is seen.

'-relax' This option forces all relocations to be put into the object file, instead of saving space and resolving some relocations at assembly time. Note that this option does not propagate all symbol arithmetic into the object file, because not all symbol arithmetic can be represented. However, the option can still be useful in specific applications.

Enables or disables the optimization of procedure calls, both at assemblage and at link time. These options are only available for VMS targets and -replace is the default. See section 1.4.1 of the OpenVMS Linker Utility Manual.

'-g' This option is used when the compiler generates debug information. When gcc is using mips-tfile to generate debug information for ECOFF, local labels must be passed through to the object file. Otherwise this option has no effect.

'-Gsize' A local common symbol larger than size is placed in .bss, while smaller symbols are placed in .sbss.

'-F'

<sup>&#</sup>x27;-mdebug'

<sup>&#</sup>x27;-no-mdebug'

<sup>&#</sup>x27;-replace'

<sup>&#</sup>x27;-noreplace'

<sup>&#</sup>x27;-32addr' These options are ignored for backward compatibility.

### **9.1.3** Syntax

The assembler syntax closely follow the Alpha Reference Manual; assembler directives and general syntax closely follow the OSF/1 and OpenVMS syntax, with a few differences for ELF.

### 9.1.3.1 Special Characters

'#' is the line comment character.

';' can be used instead of a newline to separate statements.

### 9.1.3.2 Register Names

The 32 integer registers are referred to as '\$n' or '\$rn'. In addition, registers 15, 28, 29, and 30 may be referred to by the symbols '\$fp', '\$at', '\$gp', and '\$sp' respectively.

The 32 floating-point registers are referred to as '\$fn'.

#### 9.1.3.3 Relocations

Some of these relocations are available for ECOFF, but mostly only for ELF. They are modeled after the relocation format introduced in Digital Unix 4.0, but there are additions.

The format is '!tag' or '!tag!number' where tag is the name of the relocation. In some cases number is used to relate specific instructions.

The relocation is placed at the end of the instruction like so:

```
ldah $0,a($29) !gprelhigh
lda $0,a($0) !gprellow
ldq $1,b($29) !literal!100
ldl $2,0($1) !lituse_base!100
```

!literal !literal!N

Used with an 1dq instruction to load the address of a symbol from the GOT.

A sequence number N is optional, and if present is used to pair lituse relocations with this literal relocation. The lituse relocations are used by the linker to optimize the code based on the final location of the symbol.

Note that these optimizations are dependent on the data flow of the program. Therefore, if *any* lituse is paired with a literal relocation, then *all* uses of the register set by the literal instruction must also be marked with lituse relocations. This is because the original literal instruction may be deleted or transformed into another instruction.

Also note that there may be a one-to-many relationship between literal and lituse, but not a many-to-one. That is, if there are two code paths that load up the same address and feed the value to a single use, then the use may not use a lituse relocation.

#### !lituse\_base!N

Used with any memory format instruction (e.g. 1d1) to indicate that the literal is used for an address load. The offset field of the instruction must be zero. During relaxation, the code may be altered to use a gp-relative load.

#### !lituse\_jsr!N

Used with a register branch format instruction (e.g. jsr) to indicate that the literal is used for a call. During relaxation, the code may be altered to use a direct branch (e.g. bsr).

#### !lituse\_jsrdirect!N

Similar to lituse\_jsr, but also that this call cannot be vectored through a PLT entry. This is useful for functions with special calling conventions which do not allow the normal call-clobbered registers to be clobbered.

### !lituse\_bytoff!N

Used with a byte mask instruction (e.g. extbl) to indicate that only the low 3 bits of the address are relevant. During relaxation, the code may be altered to use an immediate instead of a register shift.

#### !lituse\_addr!N

Used with any other instruction to indicate that the original address is in fact used, and the original ldq instruction may not be altered or deleted. This is useful in conjunction with lituse\_jsr to test whether a weak symbol is defined.

```
ldq $27,foo($29) !literal!1
beq $27,is_undef !lituse_addr!1
jsr $26,($27),foo !lituse_jsr!1
```

#### !lituse\_tlsgd!N

Used with a register branch format instruction to indicate that the literal is the call to <code>\_\_tls\_get\_addr</code> used to compute the address of the thread-local storage variable whose descriptor was loaded with <code>!tlsgd!N.</code>

#### !lituse\_tlsldm!N

Used with a register branch format instruction to indicate that the literal is the call to \_\_tls\_get\_addr used to compute the address of the base of the thread-local storage block for the current module. The descriptor for the module must have been loaded with !tlsldm!N.

#### !gpdisp!N

Used with ldah and lda to load the GP from the current address, a-la the ldgp macro. The source register for the ldah instruction must contain the address of the ldah instruction. There must be exactly one lda instruction paired with the ldah instruction, though it may appear anywhere in the instruction stream. The immediate operands must be zero.

```
bsr $26,foo
ldah $29,0($26) !gpdisp!1
lda $29,0($29) !gpdisp!1
```

#### !gprelhigh

Used with an ldah instruction to add the high 16 bits of a 32-bit displacement from the GP.

#### !gprellow

Used with any memory format instruction to add the low 16 bits of a 32-bit displacement from the GP.

!gprel Used with any memory format instruction to add a 16-bit displacement from the GP.

!samegp Used with any branch format instruction to skip the GP load at the target address. The referenced symbol must have the same GP as the source object file, and it must be declared to either not use \$27 or perform a standard GP load in the first two instructions via the .prologue directive.

#### !tlsgd

!tlsgd!N Used with an lda instruction to load the address of a TLS descriptor for a symbol in the GOT.

The sequence number N is optional, and if present it used to pair the descriptor load with both the literal loading the address of the \_\_tls\_get\_addr function and the lituse\_tlsgd marking the call to that function.

For proper relaxation, both the tlsgd, literal and lituse relocations must be in the same extended basic block. That is, the relocation with the lowest address must be executed first at runtime.

# !tlsldm !tlsldm!N

Used with an lda instruction to load the address of a TLS descriptor for the current module in the GOT.

Similar in other respects to tlsgd.

### !gotdtprel

Used with an 1dq instruction to load the offset of the TLS symbol within its module's thread-local storage block. Also known as the dynamic thread pointer offset or dtp-relative offset.

!dtprelhi !dtprello

!dtprel Like gprel relocations except they compute dtp-relative offsets.

### !gottprel

Used with an ldq instruction to load the offset of the TLS symbol from the thread pointer. Also known as the tp-relative offset.

!tprelhi !tprello

!tprel Like gprel relocations except they compute tp-relative offsets.

### 9.1.4 Floating Point

The Alpha family uses both IEEE and VAX floating-point numbers.

# 9.1.5 Alpha Assembler Directives

as for the Alpha supports many additional directives for compatibility with the native assembler. This section describes them only briefly.

These are the additional directives in as for the Alpha:

#### .arch cpu

Specifies the target processor. This is equivalent to the '-mcpu' command-line option. See Section 9.1.2 [Alpha Options], page 80, for a list of values for cpu.

#### .ent function[, n]

Mark the beginning of function. An optional number may follow for compatibility with the OSF/1 assembler, but is ignored. When generating .mdebug information, this will create a procedure descriptor for the function. In ELF, it will mark the symbol as a function a-la the generic .type directive.

#### .end function

Mark the end of function. In ELF, it will set the size of the symbol a-la the generic .size directive.

#### .mask mask, offset

Indicate which of the integer registers are saved in the current function's stack frame. mask is interpreted a bit mask in which bit n set indicates that register n is saved. The registers are saved in a block located offset bytes from the canonical frame address (CFA) which is the value of the stack pointer on entry to the function. The registers are saved sequentially, except that the return address register (normally \$26) is saved first.

This and the other directives that describe the stack frame are currently only used when generating .mdebug information. They may in the future be used to generate DWARF2 .debug\_frame unwind information for hand written assembly.

#### .fmask mask, offset

Indicate which of the floating-point registers are saved in the current stack frame. The *mask* and *offset* parameters are interpreted as with .mask.

#### .frame framereg, frameoffset, retreg[, argoffset]

Describes the shape of the stack frame. The frame pointer in use is framereg; normally this is either \$fp or \$sp. The frame pointer is frameoffset bytes below the CFA. The return address is initially located in retreg until it is saved as indicated in .mask. For compatibility with OSF/1 an optional argoffset parameter is accepted and ignored. It is believed to indicate the offset from the CFA to the saved argument registers.

### .prologue n

Indicate that the stack frame is set up and all registers have been spilled. The argument n indicates whether and how the function uses the incoming procedure vector (the address of the called function) in \$27. 0 indicates that \$27 is not used; 1 indicates that the first two instructions of the function use \$27 to perform a load of the GP register; 2 indicates that \$27 is used in some non-standard way and so the linker cannot elide the load of the procedure vector during relaxation.

### .usepv function, which

Used to indicate the use of the \$27 register, similar to .prologue, but without the other semantics of needing to be inside an open .ent/.end block.

The which argument should be either no, indicating that \$27 is not used, or std, indicating that the first two instructions of the function perform a GP load.

One might use this directive instead of .prologue if you are also using dwarf2 CFI directives.

### .gprel32 expression

Computes the difference between the address in *expression* and the GP for the current object file, and stores it in 4 bytes. In addition to being smaller than a full 8 byte address, this also does not require a dynamic relocation when used in a shared library.

#### .t\_floating expression

Stores expression as an IEEE double precision value.

#### .s\_floating expression

Stores expression as an IEEE single precision value.

#### .f\_floating expression

Stores expression as a VAX F format value.

#### .g\_floating expression

Stores expression as a VAX G format value.

#### .d\_floating expression

Stores expression as a VAX D format value.

#### .set feature

Enables or disables various assembler features. Using the positive name of the feature enables while using 'nofeature' disables.

at

Indicates that macro expansions may clobber the assembler temporary (\$at or \$28) register. Some macros may not be expanded without this and will generate an error message if noat is in effect. When at is in effect, a warning will be generated if \$at is used by the programmer.

macro

Enables the expansion of macro instructions. Note that variants of real instructions, such as br label vs br \$31,label are considered alternate forms and not macros.

move

reorder

volatile

These control whether and how the assembler may re-order instructions. Accepted for compatibility with the OSF/1 assembler, but as does not do instruction scheduling, so these features are ignored.

The following directives are recognized for compatibility with the OSF/1 assembler but are ignored.

.proc .aproc
.reguse .livereg
.option .aent
.ugen .eflag
.alias .noalias

# 9.1.6 Opcodes

For detailed information on the Alpha machine instruction set, see the Alpha Architecture Handbook located at

ftp://ftp.digital.com/pub/Digital/info/semiconductor/literature/alphaahb.pdf

# 9.2 ARC Dependent Features

# 9.2.1 Options

-marc[5|6|7|8]

This option selects the core processor variant. Using -marc is the same as -marc6, which is also the default.

arc5 Base instruction set.

arc6 Jump-and-link (jl) instruction. No requirement of an instruction between setting flags and conditional jump. For example:

mov.f r0,r1
beq foo

arc7 Break (brk) and sleep (sleep) instructions.

arc8 Software interrupt (swi) instruction.

Note: the .option directive can to be used to select a core variant from within assembly code.

-EB This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.

-EL This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor - this is the default.

### **9.2.2** Syntax

### 9.2.2.1 Special Characters

\*TODO\*

### 9.2.2.2 Register Names

\*TODO\*

# 9.2.3 Floating Point

The ARC core does not currently have hardware floating point support. Software floating point support is provided by GCC and uses IEEE floating-point numbers.

### 9.2.4 ARC Machine Directives

The ARC version of as supports the following additional machine directives:

- .2byte expressions \*TODO\*
- .3byte expressions \*TODO\*
- .4byte expressions \*TODO\*

#### .extAuxRegister name, address, mode

The ARCtangent A4 has extensible auxiliary register space. The auxiliary registers can be defined in the assembler source code by using this directive. The first parameter is the *name* of the new auxiallry register. The second parameter is the *address* of the register in the auxiliary register memory map for the variant of the ARC. The third parameter specifies the *mode* in which the register can be operated is and it can be one of:

This specifies an extension auxiliary register called mulhi which is at address 0x12 in the memory space and which is only writable.

#### .extCondCode suffix, value

The condition codes on the ARCtangent A4 are extensible and can be specified by means of this assembler directive. They are specified by the suffix and the value for the condition code. They can be used to specify extra condition codes with any values. For example:

```
.extCondCode is_busy,0x14
add.is_busy r1,r2,r3
bis_busy _main
```

#### .extCoreRegister name, regnum, mode, shortcut

Specifies an extension core register *name* for the application. This allows a register *name* with a valid *regnum* between 0 and 60, with the following as valid values for *mode* 

```
'r (readonly)'
'w (write only)'
'r|w (read or write)'
```

The other parameter gives a description of the register having a *shortcut* in the pipeline. The valid values are:

This defines an extension core register mlo with the value 57 which can shortcut the pipeline.

#### .extInstruction name, opcode, subopcode, suffixclass, syntaxclass

The ARCtangent A4 allows the user to specify extension instructions. The extension instructions are not macros. The assembler creates encodings for use of these instructions according to the specification by the user. The parameters are:

- name Name of the extension instruction
- •opcode Opcode to be used. (Bits 27:31 in the encoding). Valid values 0x10-0x1f or 0x03
- •subopcode

Subopcode to be used. Valid values are from 0x09-0x3f. However the correct value also depends on syntaxclass

#### suffixclass

Determines the kinds of suffixes to be allowed. Valid values are SUFFIX\_NONE, SUFFIX\_COND, SUFFIX\_FLAG which indicates the absence or presence of conditional suffixes and flag setting by the extension instruction. It is also possible to specify that an instruction sets the flags and is conditional by using SUFFIX\_CODE | SUFFIX\_FLAG.

#### syntaxclass

Determines the syntax class for the instruction. It can have the following values:

SYNTAX\_20P:

2 Operand Instruction

SYNTAX\_30P:

3 Operand Instruction

In addition there could be modifiers for the syntax class as described below:

Syntax Class Modifiers are:

- OP1\_MUST\_BE\_IMM: Modifies syntax class SYNTAX\_3OP, specifying that the first operand of a three-operand instruction must be an immediate (i.e., the result is discarded). OP1\_MUST\_BE\_IMM is used by bitwise ORing it with SYNTAX\_3OP as given in the example below. This could usually be used to set the flags using specific instructions and not retain results.
- OP1\_IMM\_IMPLIED: Modifies syntax class SYNTAX\_20P, it specifies that there is an implied immediate destination operand which does not appear in the syntax. For example, if the source code contains an instruction like:

```
inst r1,r2
```

it really means that the first argument is an implied immediate (that is, the result is discarded). This is the same as though the source code were: inst 0,r1,r2. You use OP1\_IMM\_IMPLIED by bitwise ORing it with SYNTAX\_20P.

The above specifies an extension instruction called mp64 which has 3 operands, sets the flags, can be used with a condition code, for which the first operand is an immediate. (Equivalent to discarding the result of the operation).

.extInstruction mul64,0x14,0x00,SUFFIX\_COND, SYNTAX\_20P|OP1\_IMM\_IMPLIED

This describes a 2 operand instruction with an implicit first immediate operand. The result of this operation would be discarded.

.half expressions

\*TODO\*

.long expressions

\*TODO\*

.option arc|arc5|arc6|arc7|arc8

The .option directive must be followed by the desired core version. Again arc is an alias for arc6.

Note: the .option directive overrides the command line option -marc; a warning is emitted when the version is not consistent between the two - even for the implicit default core version (arc6).

.short expressions

\*TODO\*

.word expressions

\*TODO\*

# 9.2.5 Opcodes

For information on the ARC instruction set, see ARC Programmers Reference Manual, ARC International (www.arc.com)

# 9.3 ARM Dependent Features

### 9.3.1 Options

#### -mcpu=processor[+extension...]

This option specifies the target processor. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor. The following processor names are recognized: arm1, arm2, arm250, arm3, arm6, arm60, arm600, arm610, arm620, arm7, arm7m, arm7d, arm7dm, arm7di, arm7dmi, arm70, arm700i, arm710, arm710t, arm720, arm720t, arm740t, arm710c, arm7100, arm7500, arm7500fe, arm7t, arm7tdmi, arm7tdmi-s, arm8, arm810, strongarm, strongarm1, strongarm110, strongarm1100, strongarm1110, arm9, arm920, arm920t, arm922t, arm940t, arm9tdmi, fa526 (Faraday FA526 processor), fa626 (Faraday FA626 processor), arm9e, arm926e, arm926ej-s, arm946e-r0, arm946e, arm946e-s, arm966e-r0, arm966e, arm966e-s, arm968e-s, arm10t, arm10tdmi, arm10e, arm1020, arm1020t, arm1020e, arm1022e, arm1026ej-s, fa626te (Faraday FA626TE processor), fa726te (Faraday FA726TE arm1136j-s, arm1136jf-s, arm1156t2-s, arm1156t2f-s, processor), arm1176jz-s, arm1176jzf-s, mpcore, mpcorenovfp, cortex-a5, cortex-a8, cortex-a9, cortex-r4, cortex-r4f, cortex-m4, cortex-m3, cortex-m1, cortex-m0, ep9312 (ARM920 with Cirrus Maverick coprocessor), i80200 (Intel XScale processor) iwmmxt (Intel(r) XScale processor with Wireless MMX(tm) technology coprocessor) and xscale. The special name all may be used to allow the assembler to accept instructions valid for any ARM processor.

In addition to the basic instruction set, the assembler can be told to accept various extension mnemonics that extend the processor using the coprocessor instruction space. For example, -mcpu=arm920+maverick is equivalent to specifying -mcpu=ep9312. The following extensions are currently supported: +maverick +iwmmxt and +xscale.

#### -march=architecture[+extension...]

This option specifies the target architecture. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target architecture. The following architecture names are recognized: armv1, armv2, armv2a, armv2s, armv3, armv3m, armv4, armv4xm, armv4t, armv4txm, armv5, armv5t, armv5txm, armv5te, armv5texp, armv6, armv6j, armv6k, armv6z, armv6zk, armv7, armv7-a, armv7-r, armv7-m, armv7e-m, iwmmxt and xscale. If both -mcpu and -march are specified, the assembler will use the setting for -mcpu.

The architecture option can be extended with the same instruction set extension options as the -mcpu option.

### -mfpu=floating-point-format

This option specifies the floating point format to assemble for. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target floating point unit. The following

format options are recognized: softfpa, fpe, fpe2, fpe3, fpa, fpa10, fpa11, arm7500fe, softvfp, softvfp+vfp, vfp, vfp10, vfp10-r0, vfp9, vfpxd, vfpv2, vfpv3, vfpv3-fp16, vfpv3-d16, vfpv3-d16-fp16, vfpv3xd, vfpv3xd-d16, vfpv4, vfpv4-d16, fpv4-sp-d16, arm1020t, arm1020e, arm1136jf-s, maverick, neon, and neon-vfpv4.

In addition to determining which instructions are assembled, this option also affects the way in which the .double assembler directive behaves when assembling little-endian code.

The default is dependent on the processor selected. For Architecture 5 or later, the default is to assembler for VFP instructions; for earlier architectures the default is to assemble for FPA instructions.

-mthumb

This option specifies that the assembler should start assembling Thumb instructions; that is, it should behave as though the file starts with a .code 16 directive.

#### -mthumb-interwork

This option specifies that the output generated by the assembler should be marked as supporting interworking.

-mimplicit-it=never
-mimplicit-it=always
-mimplicit-it=arm

-mimplicit-it=thumb

The -mimplicit-it option controls the behavior of the assembler when conditional instructions are not enclosed in IT blocks. There are four possible behaviors. If never is specified, such constructs cause a warning in ARM code and an error in Thumb-2 code. If always is specified, such constructs are accepted in both ARM and Thumb-2 code, where the IT instruction is added implicitly. If arm is specified, such constructs are accepted in ARM code and cause an error in Thumb-2 code. If thumb is specified, such constructs cause a warning in ARM code and are accepted in Thumb-2 code. If you omit this option, the behavior is equivalent to -mimplicit-it=arm.

-mapcs-26

These options specify that the output generated by the assembler should be marked as supporting the indicated version of the Arm Procedure. Calling Standard.

This option specifies that the output generated by the assembler should be marked as supporting the Arm/Thumb Procedure Calling Standard. If enabled this option will cause the assembler to create an empty debugging section in the object file called .arm.atpcs. Debuggers can use this to determine the ABI being used by.

#### -mapcs-float

This indicates the floating point variant of the APCS should be used. In this variant floating point arguments are passed in FP registers rather than integer registers.

#### -mapcs-reentrant

This indicates that the reentrant variant of the APCS should be used. This variant supports position independent code.

#### -mfloat-abi=abi

This option specifies that the output generated by the assembler should be marked as using specified floating point ABI. The following values are recognized: soft, softfp and hard.

#### -meabi=ver

This option specifies which EABI version the produced object files should conform to. The following values are recognized: gnu, 4 and 5.

- -EB This option specifies that the output generated by the assembler should be marked as being encoded for a big-endian processor.
- -EL This option specifies that the output generated by the assembler should be marked as being encoded for a little-endian processor.
- -k This option specifies that the output of the assembler should be marked as position-independent code (PIC).

#### --fix-v4bx

Allow BX instructions in ARMv4 code. This is intended for use with the linker option of the same name.

#### -mwarn-deprecated

#### -mno-warn-deprecated

Enable or disable warnings about using deprecated options or features. The default is to warn.

### **9.3.2** Syntax

### 9.3.2.1 Instruction Set Syntax

Two slightly different syntaxes are support for ARM and THUMB instructions. The default, divided, uses the old style where ARM and THUMB instructions had their own, separate syntaxes. The new, unified syntax, which can be selected via the .syntax directive, and has the following main features:

- Immediate operands do not require a # prefix.
- The IT instruction may appear, and if it does it is validated against subsequent conditional affixes. In ARM mode it does not generate machine code, in THUMB mode it does.
- For ARM instructions the conditional affixes always appear at the end of the instruction. For THUMB instructions conditional affixes can be used, but only inside the scope of an IT instruction.
- All of the instructions new to the V6T2 architecture (and later) are available. (Only a few such instructions can be written in the divided syntax).
- The .N and .W suffixes are recognized and honored.
- All instructions set the flags if and only if they have an **s** affix.

### 9.3.2.2 Special Characters

The presence of a '@' on a line indicates the start of a comment that extends to the end of the current line. If a '#' appears as the first character of a line, the whole line is treated as a comment.

The ';' character can be used instead of a newline to separate statements.

Either '#' or '\$' can be used to indicate immediate operands.

\*TODO\* Explain about /data modifier on symbols.

### 9.3.2.3 Register Names

\*TODO\* Explain about ARM register naming, and the predefined names.

### 9.3.2.4 NEON Alignment Specifiers

Some NEON load/store instructions allow an optional address alignment qualifier. The ARM documentation specifies that this is indicated by '@ align'. However GAS already interprets the '@' character as a "line comment" start, so ': align' is used instead. For example:

```
vld1.8 {q0}, [r0, :128]
```

### 9.3.3 Floating Point

The ARM family uses IEEE floating-point numbers.

### 9.3.3.1 ARM relocation generation

Specific data relocations can be generated by putting the relocation name in parentheses after the symbol name. For example:

```
.word foo(TARGET1)
```

This will generate an 'R\_ARM\_TARGET1' relocation against the symbol foo. The following relocations are supported: GOT, GOTOFF, TARGET1, TARGET2, SBREL, TLSGD, TLSLDM, TLSLDO, TLSDESC, TLSCALL, GOTTPOFF, GOT\_PREL and TPOFF.

For compatibility with older toolchains the assembler also accepts (PLT) after branch targets. This will generate the deprecated 'R\_ARM\_PLT32' relocation.

Relocations for 'MOVW' and 'MOVT' instructions can be generated by prefixing the value with '#:lower16:' and '#:upper16' respectively. For example to load the 32-bit address of foo into r0:

```
MOVW r0, #:lower16:foo
MOVT r0, #:upper16:foo
```

#### 9.3.4 ARM Machine Directives

```
.2byte expression [, expression]*
```

- .4byte expression [, expression]\*
- .8byte expression [, expression]\*

These directives write 2, 4 or 8 byte values to the output section.

#### .align expression [, expression]

This is the generic *.align* directive. For the ARM however if the first argument is zero (ie no alignment is needed) the assembler will behave as if the argument

had been 2 (ie pad to the next four byte boundary). This is for compatibility with ARM's own assembler.

#### .arch name

Select the target architecture. Valid values for *name* are the same as for the '-march' commandline option.

.arm This performs the same action as .code 32.

#### .pad #count

Generate unwinder annotations for a stack adjustment of *count* bytes. A positive value indicates the function prologue allocated stack space by decrementing the stack pointer.

.bss This directive switches to the .bss section.

#### .cantunwind

Prevents unwinding through the current function. No personality routine or exception table data is required or permitted.

#### .code [16|32]

This directive selects the instruction set being generated. The value 16 selects Thumb, with the value 32 selecting ARM.

#### .cpu name

Select the target processor. Valid values for name are the same as for the '-mcpu' commandline option.

```
name .dn register name [.type] [[index]]
name .qn register name [.type] [[index]]
```

The dn and qn directives are used to create typed and/or indexed register aliases for use in Advanced SIMD Extension (Neon) instructions. The former should be used to create aliases of double-precision registers, and the latter to create aliases of quad-precision registers.

If these directives are used to create typed aliases, those aliases can be used in Neon instructions instead of writing types after the mnemonic or after each operand. For example:

```
x .dn d2.f32
y .dn d3.f32
z .dn d4.f32[1]
vmul x,y,z
```

This is equivalent to writing the following:

```
vmul.f32 d2,d3,d4[1]
```

Aliases created using dn or qn can be destroyed using unreq.

#### .eabi\_attribute tag, value

Set the EABI object attribute tag to value.

The tag is either an attribute number, or one of the following: Tag\_CPU\_raw\_name, Tag\_CPU\_name, Tag\_CPU\_arch, Tag\_CPU\_arch\_profile, Tag\_ARM\_ISA\_use, Tag\_THUMB\_ISA\_use, Tag\_FP\_arch, Tag\_WMMX\_arch, Tag\_Advanced\_SIMD\_arch, Tag\_PCS\_config, Tag\_ABI\_PCS\_R9\_use, Tag\_ABI\_PCS\_RW\_data, Tag\_ABI\_PCS\_RO\_data, Tag\_ABI\_PCS\_GOT\_use,

Tag\_ABI\_FP\_rounding, Tag\_ABI\_FP\_denormal, Tag\_ABI\_PCS\_wchar\_t, Tag\_ABI\_FP\_user\_exceptions, Tag\_ABI\_FP\_exceptions, Tag\_ABI\_FP\_ number\_model, Tag\_ABI\_align\_needed, Tag\_ABI\_align\_preserved, Tag\_ABI\_HardFP\_use, Tag\_ABI\_VFP\_args, Tag\_ABI\_enum\_size, Tag\_ABI\_WMMX\_args, Tag\_ABI\_optimization\_goals, Tag\_ABI\_FP\_ optimization\_goals, Tag\_compatibility, Tag\_CPU\_unaligned\_access, Tag\_FP\_HP\_extension, Tag\_ABI\_FP\_16bit\_format, Tag\_MPextension\_ use, Tag\_DIV\_use, Tag\_nodefaults, Tag\_also\_compatible\_with, Tag\_conformance, Tag\_T2EE\_use, Tag\_Virtualization\_use

The value is either a number, "string", or number, "string" depending on the tag.

Note - the following legacy values are also accepted by tag: Tag\_VFP\_arch, Tag\_ABI\_align8\_needed, Tag\_ABI\_align8\_preserved, Tag\_VFP\_HP\_extension,

.even This directive aligns to an even-numbered address.

```
.extend expression [, expression]*
.ldouble expression [, expression]*
```

These directives write 12byte long double floating-point values to the output section. These are not compatible with current ARM processors or ABIs.

.fnend Marks the end of a function with an unwind table entry. The unwind index table entry is created when this directive is processed.

If no personality routine has been specified then standard personality routine 0 or 1 will be used, depending on the number of unwind opcodes required.

.fnstart Marks the start of a function with an unwind table entry.

#### .force\_thumb

This directive forces the selection of Thumb instructions, even if the target processor does not support those instructions

.fpu name

Select the floating-point unit to assemble for. Valid values for *name* are the same as for the '-mfpu' commandline option.

#### .handlerdata

Marks the end of the current function, and the start of the exception table entry for that function. Anything between this directive and the .fnend directive will be added to the exception table entry.

Must be preceded by a .personality or .personalityindex directive.

```
.inst opcode [ , ... ]
.inst.n opcode [ , ... ]
.inst.w opcode [ , ... ]
```

Generates the instruction corresponding to the numerical value *opcode*. .inst.n and .inst.w allow the Thumb instruction size to be specified explicitly, overriding the normal encoding rules.

```
.ldouble expression [, expression]*
See .extend.
```

This directive causes the current contents of the literal pool to be dumped into the current section (which is assumed to be the .text section) at the current location (aligned to a word boundary). GAS maintains a separate literal pool for each section and each sub-section. The .ltorg directive will only affect the literal pool of the current section and sub-section. At the end of assembly all remaining, un-empty literal pools will automatically be dumped.

Note - older versions of GAS would dump the current literal pool any time a section change occurred. This is no longer done, since it prevents accurate control of the placement of literal pools.

### .movsp reg [, #offset]

Tell the unwinder that reg contains an offset from the current stack pointer. If offset is not specified then it is assumed to be zero.

### .object\_arch name

Override the architecture recorded in the EABI object attribute section. Valid values for *name* are the same as for the .arch directive. Typically this is useful when code uses runtime detection of CPU features.

### .packed expression [, expression]\*

This directive writes 12-byte packed floating-point values to the output section. These are not compatible with current ARM processors or ABIs.

#### .pad #count

Generate unwinder annotations for a stack adjustment of *count* bytes. A positive value indicates the function prologue allocated stack space by decrementing the stack pointer.

#### .personality name

Sets the personality routine for the current function to name.

#### .personalityindex index

Sets the personality routine for the current function to the EABI standard routine number index

.pool This is a synonym for .ltorg.

### name .req register name

This creates an alias for register name called name. For example:

```
foo .req r0
```

#### .save reglist

Generate unwinder annotations to restore the registers in *reglist*. The format of *reglist* is the same as the corresponding store-multiple instruction.

```
iWMMXt registers
    .save {wr10, wr11}
    wstrd wr11, [sp, #-8]!
    wstrd wr10, [sp, #-8]!
    or
        .save wr11
        wstrd wr11, [sp, #-8]!
        .save wr10
        wstrd wr10, [sp, #-8]!
```

### .setfp fpreg, spreg [, #offset]

Make all unwinder annotations relative to a frame pointer. Without this the unwinder will use offsets from the stack pointer.

The syntax of this directive is the same as the add or mov instruction used to set the frame pointer. spreg must be either sp or mentioned in a previous .movsp directive.

```
.movsp ip
mov ip, sp
...
.setfp fp, ip, #4
add fp, ip, #4
```

### .secrel32 expression [, expression]\*

This directive emits relocations that evaluate to the section-relative offset of each expression's symbol. This directive is only supported for PE targets.

### .syntax [unified | divided]

This directive sets the Instruction Set Syntax as described in the Section 9.3.2.1 [ARM-Instruction-Set], page 93 section.

.thumb This performs the same action as .code 16.

### .thumb\_func

This directive specifies that the following symbol is the name of a Thumb encoded function. This information is necessary in order to allow the assembler and linker to generate correct code for interworking between Arm and Thumb instructions and should be used even if interworking is not going to be performed. The presence of this directive also implies .thumb

This directive is not necessary when generating EABI objects. On these targets the encoding is implicit when generating Thumb code.

#### .thumb\_set

This performs the equivalent of a .set directive in that it creates a symbol which is an alias for another symbol (possibly not yet defined). This directive also has the added property in that it marks the aliased symbol as being a thumb function entry point, in the same way that the .thumb\_func directive does.

### .tlsdescseq tls-variable

This directive is used to annotate parts of an inlined TLS descriptor trampoline. Normally the trampoline is provided by the linker, and this directive is not needed.

#### .unreq alias-name

This undefines a register alias which was previously defined using the req, dn or qn directives. For example:

```
foo .req r0
.unreq foo
```

An error occurs if the name is undefined. Note - this pseudo op can be used to delete builtin in register name aliases (eg 'r0'). This should only be done if it is really necessary.

### .unwind\_raw offset, byte1, ...

Insert one of more arbitary unwind opcode bytes, which are known to adjust the stack pointer by offset bytes.

For example .unwind\_raw 4, 0xb1, 0x01 is equivalent to .save {r0}

#### .vsave vfp-reglist

Generate unwinder annotations to restore the VFP registers in *vfp-reglist* using FLDMD. Also works for VFPv3 registers that are to be restored using VLDM. The format of *vfp-reglist* is the same as the corresponding store-multiple instruction.

```
VFP registers
    .vsave {d8, d9, d10}
    fstmdd sp!, {d8, d9, d10}
VFPv3 registers
    .vsave {d15, d16, d17}
    vstm sp!, {d15, d16, d17}
```

Since FLDMX and FSTMX are now deprecated, this directive should be used in favour of .save for saving VFP registers for ARMv6 and above.

# 9.3.5 Opcodes

as implements all the standard ARM opcodes. It also implements several pseudo opcodes, including several synthetic load instructions.

NOP

nop

This pseudo op will always evaluate to a legal ARM instruction that does nothing. Currently it will evaluate to MOV r0, r0.

LDR

```
ldr <register> , = <expression>
```

If expression evaluates to a numeric constant then a MOV or MVN instruction will be used in place of the LDR instruction, if the constant can be generated by either of these instructions. Otherwise the constant will be placed into the nearest literal pool (if it not already there) and a PC relative LDR instruction will be generated.

ADR

```
adr <register> <label>
```

This instruction will load the address of *label* into the indicated register. The instruction will evaluate to a PC relative ADD or SUB instruction depending

upon where the label is located. If the label is out of range, or if it is not defined in the same file (and section) as the ADR instruction, then an error will be generated. This instruction will not make use of the literal pool.

ADRL

#### adrl <register> <label>

This instruction will load the address of *label* into the indicated register. The instruction will evaluate to one or two PC relative ADD or SUB instructions depending upon where the label is located. If a second instruction is not needed a NOP instruction will be generated in its place, so that this instruction is always 8 bytes long.

If the label is out of range, or if it is not defined in the same file (and section) as the ADRL instruction, then an error will be generated. This instruction will not make use of the literal pool.

For information on the ARM or Thumb instruction sets, see ARM Software Development Toolkit Reference Manual, Advanced RISC Machines Ltd.

## 9.3.6 Mapping Symbols

The ARM ELF specification requires that special symbols be inserted into object files to mark certain features:

\$a At the start of a region of code containing ARM instructions.

\$t At the start of a region of code containing THUMB instructions.

\$d At the start of a region of data.

The assembler will automatically insert these symbols for you - there is no need to code them yourself. Support for tagging symbols (\$b, \$f, \$p and \$m) which is also mentioned in the current ARM ELF specification is not implemented. This is because they have been dropped from the new EABI and so tools cannot rely upon their presence.

## 9.3.7 Unwinding

The ABI for the ARM Architecture specifies a standard format for exception unwind information. This information is used when an exception is thrown to determine where control should be transferred. In particular, the unwind information is used to determine which function called the function that threw the exception, and which function called that one, and so forth. This information is also used to restore the values of callee-saved registers in the function catching the exception.

If you are writing functions in assembly code, and those functions call other functions that throw exceptions, you must use assembly pseudo ops to ensure that appropriate exception unwind information is generated. Otherwise, if one of the functions called by your assembly code throws an exception, the run-time library will be unable to unwind the stack through your assembly code and your program will not behave correctly.

To illustrate the use of these pseudo ops, we will examine the code that G++ generates for the following C++ input:

```
void callee (int *);
```

```
int
caller ()
{
  int i;
  callee (&i);
  return i;
}
```

This example does not show how to throw or catch an exception from assembly code. That is a much more complex operation and should always be done in a high-level language, such as C++, that directly supports exceptions.

The code generated by one particular version of G++ when compiling the example above is:

```
_Z6callerv:
        .fnstart
.LFB2:
        @ Function supports interworking.
        @ args = 0, pretend = 0, frame = 8
        @ frame_needed = 1, uses_anonymous_args = 0
        stmfd
                sp!, {fp, lr}
        .save {fp, lr}
.LCFIO:
        .setfp fp, sp, #4
        add
                fp, sp, #4
.LCFI1:
        .pad #8
        sub
                sp, sp, #8
.LCFI2:
                r3, fp, #8
        sub
                r0, r3
        mov
                 _Z6calleePi
        bl
                r3, [fp, #-8]
        ldr
        mov
                r0, r3
                 sp, fp, #4
        sub
        ldmfd
                sp!, {fp, lr}
        bx
.LFE2:
```

Of course, the sequence of instructions varies based on the options you pass to GCC and on the version of GCC in use. The exact instructions are not important since we are focusing on the pseudo ops that are used to generate unwind information.

An important assumption made by the unwinder is that the stack frame does not change during the body of the function. In particular, since we assume that the assembly code does not itself throw an exception, the only point where an exception can be thrown is from a call, such as the bl instruction above. At each call site, the same saved registers (including lr, which indicates the return address) must be located in the same locations relative to the frame pointer.

The .fnstart (see [.fnstart pseudo op], page 96) pseudo op appears immediately before the first instruction of the function while the .fnend (see [.fnend pseudo op], page 96) pseudo op appears immediately after the last instruction of the function. These pseudo ops specify the range of the function.

Only the order of the other pseudos ops (e.g., .setfp or .pad) matters; their exact locations are irrelevant. In the example above, the compiler emits the pseudo ops with particular instructions. That makes it easier to understand the code, but it is not required for correctness. It would work just as well to emit all of the pseudo ops other than .fnend in the same order, but immediately after .fnstart.

The .save (see [.save pseudo op], page 97) pseudo op indicates registers that have been saved to the stack so that they can be restored before the function returns. The argument to the .save pseudo op is a list of registers to save. If a register is "callee-saved" (as specified by the ABI) and is modified by the function you are writing, then your code must save the value before it is modified and restore the original value before the function returns. If an exception is thrown, the run-time library restores the values of these registers from their locations on the stack before returning control to the exception handler. (Of course, if an exception is not thrown, the function that contains the .save pseudo op restores these registers in the function epilogue, as is done with the ldmfd instruction above.)

You do not have to save callee-saved registers at the very beginning of the function and you do not need to use the .save pseudo op immediately following the point at which the registers are saved. However, if you modify a callee-saved register, you must save it on the stack before modifying it and before calling any functions which might throw an exception. And, you must use the .save pseudo op to indicate that you have done so.

The .pad (see [.pad], page 95) pseudo op indicates a modification of the stack pointer that does not save any registers. The argument is the number of bytes (in decimal) that are subtracted from the stack pointer. (On ARM CPUs, the stack grows downwards, so subtracting from the stack pointer increases the size of the stack.)

The .setfp (see [.setfp pseudo op], page 98) pseudo op indicates the register that contains the frame pointer. The first argument is the register that is set, which is typically fp. The second argument indicates the register from which the frame pointer takes its value. The third argument, if present, is the value (in decimal) added to the register specified by the second argument to compute the value of the frame pointer. You should not modify the frame pointer in the body of the function.

If you do not use a frame pointer, then you should not use the .setfp pseudo op. If you do not use a frame pointer, then you should avoid modifying the stack pointer outside of the function prologue. Otherwise, the run-time library will be unable to find saved registers when it is unwinding the stack.

The pseudo ops described above are sufficient for writing assembly code that calls functions which may throw exceptions. If you need to know more about the object-file format used to represent unwind information, you may consult the Exception Handling ABI for the ARM Architecture available from http://infocenter.arm.com.

# 9.4 AVR Dependent Features

## 9.4.1 Options

-mmcu=mcu

Specify ATMEL AVR instruction set or MCU type.

Instruction set avr1 is for the minimal AVR core, not supported by the C compiler, only for assembler programs (MCU types: at90s1200, attiny11, attiny12, attiny15, attiny28).

Instruction set avr2 (default) is for the classic AVR core with up to 8K program memory space (MCU types: at90s2313, at90s2323, at90s2323, at90s2343, attiny22, attiny26, at90s4414, at90s4433, at90s4434, at90s8515, at90c8534, at90s8535).

Instruction set avr25 is for the classic AVR core with up to 8K program memory space plus the MOVW instruction (MCU types: attiny13, attiny13a, attiny2313, attiny2313a, attiny24, attiny24a, attiny4313, attiny44, attiny44a, attiny84, attiny84a, attiny85, attiny85, attiny261, attiny261a, attiny461, attiny461a, attiny861, attiny861a, attiny87, attiny43u, attiny48, attiny88, at86rf401, ata6289).

Instruction set avr3 is for the classic AVR core with up to 128K program memory space (MCU types: at43usb355, at76c711).

Instruction set avr31 is for the classic AVR core with exactly 128K program memory space (MCU types: atmega103, at43usb320).

Instruction set avr35 is for classic AVR core plus MOVW, CALL, and JMP instructions (MCU types: attiny167, at90usb82, at90usb162, atmega8u2, atmega16u2, atmega32u2).

Instruction set avr4 is for the enhanced AVR core with up to 8K program memory space (MCU types: atmega48, atmega48a, atmega48p, atmega8, atmega88, atmega88p, atmega88pa, atmega8515, atmega8535, atmega8hva, at90pwm1, at90pwm2, at90pwm2b, at90pwm3, at90pwm3b, at90pwm81).

Instruction set avr5 is for the enhanced AVR core with up to 128K program memory space (MCU types: atmega16, atmega16a, atmega161, atmega162, atmega163, atmega164a, atmega164p, atmega165, atmega165a, atmega165p, atmega168, atmega168a, atmega168p, atmega169, atmega169a, atmega169p, atmega169pa, atmega32, atmega323, atmega324a, atmega324p, atmega325, atmega325a, atmega325p. atmega3250. atmega3250a. atmega3250p. atmega328, atmega328p, atmega329, atmega329a, atmega329p, atmega329pa, atmega3290, atmega3290a, atmega3290p, atmega406, atmega640, atmega640, atmega644, atmega644a, atmega644p, atmega644pa, atmega645, atmega645a, atmega645p, atmega6450, atmega6450a, atmega6450p, atmega649, atmega649a, atmega649p. atmega6490. atmega6490a. atmega6490p. atmega16hva2, atmega16hva, atmega16hvb, atmega32hvb, atmega64hve, at90can32, at90can64, at90pwm216, at90pwm316, atmega32c1, atmega64c1, atmega16m1, atmega32m1, atmega64m1, atmega16u4, atmega32u4, atmega32u6, at90usb646, at90usb647, at94k, at90scr100).

Instruction set avr51 is for the enhanced AVR core with exactly 128K program memory space (MCU types: atmega128, atmega1280, atmega1281, atmega1284p, atmega128rfa1, at90can128, at90usb1286, at90usb1287, m3000).

Instruction set avr6 is for the enhanced AVR core with a 3-byte PC (MCU types: atmega2560, atmega2561).

#### -mall-opcodes

Accept all AVR opcodes, even if not supported by -mmcu.

-mno-skip-bug

This option disable warnings for skipping two-word instructions.

-mno-wrap

This option reject rjmp/rcall instructions with 8K wrap-around.

### 9.4.2 Syntax

### 9.4.2.1 Special Characters

The presence of a ';' on a line indicates the start of a comment that extends to the end of the current line. If a '#' appears as the first character of a line, the whole line is treated as a comment.

The '\$' character can be used instead of a newline to separate statements.

# 9.4.2.2 Register Names

The AVR has 32 x 8-bit general purpose working registers 'r0', 'r1', ... 'r31'. Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing. One of the these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit 'X', 'Y' and 'Z' - registers.

X = r26:r27

Y = r28:r29

z = r30:r31

# 9.4.2.3 Relocatable Expression Modifiers

The assembler supports several modifiers when using relocatable addresses in AVR instruction operands. The general syntax is the following:

modifier(relocatable-expression)

108

This modifier allows you to use bits 0 through 7 of an address expression as 8 bit relocatable expression.

hi8

This modifier allows you to use bits 7 through 15 of an address expression as 8 bit relocatable expression. This is useful with, for example, the AVR 'ldi' instruction and 'lo8' modifier.

For example

```
ldi r26, lo8(sym+10)
ldi r27, hi8(sym+10)
```

hh8

This modifier allows you to use bits 16 through 23 of an address expression as 8 bit relocatable expression. Also, can be useful for loading 32 bit constants.

hlo8

Synonym of 'hh8'.

hhi8

This modifier allows you to use bits 24 through 31 of an expression as 8 bit expression. This is useful with, for example, the AVR 'ldi' instruction and 'lo8', 'hi8', 'hlo8', 'hhi8', modifier.

For example

```
ldi r26, lo8(285774925)
ldi r27, hi8(285774925)
ldi r28, hlo8(285774925)
ldi r29, hhi8(285774925)
; r29,r28,r27,r26 = 285774925
```

pm\_108

This modifier allows you to use bits 0 through 7 of an address expression as 8 bit relocatable expression. This modifier useful for addressing data or code from Flash/Program memory. The using of 'pm\_lo8' similar to 'lo8'.

pm\_hi8

This modifier allows you to use bits 8 through 15 of an address expression as 8 bit relocatable expression. This modifier useful for addressing data or code from Flash/Program memory.

pm\_hh8

This modifier allows you to use bits 15 through 23 of an address expression as 8 bit relocatable expression. This modifier useful for addressing data or code from Flash/Program memory.

### 9.4.3 Opcodes

For detailed information on the AVR machine instruction set, see www.atmel.com/products/AVR.

as implements all the standard AVR opcodes. The following table summarizes the AVR opcodes, and their arguments.

```
Legend:
```

```
r any register
d 'ldi' register (r16-r31)
v 'movw' even register (r0, r2, ..., r28, r30)
a 'fmul' register (r16-r23)
w 'adiw' register (r24,r26,r28,r30)
e pointer registers (X,Y,Z)
b base pointer register and displacement ([YZ]+disp)
z Z pointer register (for [e]lpm Rd,Z[+])
M immediate value from 0 to 255
n immediate value from 0 to 255 (n = ~M). Relocation impossible immediate value from 0 to 7
P Port address value from 0 to 63. (in, out)
p Port address value from 0 to 31. (cbi, sbi, sbic, sbis)
```

immediate value from 0 to 63 (used in 'adiw', 'sbiw')

immediate value

```
signed pc relative offset from -64 to 63
   1
       signed pc relative offset from -2048 to 2047
   L
       absolute code address (call, jmp)
  h
       immediate value from 0 to 7 (S = s \ll 4)
   S
       use this opcode entry if no parameters, else use next opcode entry
1001010010001000
                    clc
1001010011011000
                    clh
1001010011111000
                    cli
1001010010101000
                    cln
1001010011001000
                    cls
1001010011101000
                    clt
1001010010111000
                    clv
1001010010011000
                    clz
1001010000001000
                    sec
1001010001011000
                    seh
1001010001111000
                    sei
1001010000101000
                    sen
1001010001001000
                    ses
1001010001101000
                    set
1001010000111000
                    sev
1001010000011000
                    sez
100101001SSS1000
                    bclr
                            S
100101000SSS1000
                    bset
                            S
1001010100001001
                    icall
1001010000001001
                    ijmp
                            ?
1001010111001000
                    lpm
1001000ddddd010+
                    lpm
                            r,z
1001010111011000
                    elpm
                            ?
1001000ddddd011+
                    elpm
                            r,z
0000000000000000
                   nop
1001010100001000
                    ret
1001010100011000
                    reti
1001010110001000
                    sleep
1001010110011000
                    break
1001010110101000
                    wdr
1001010111101000
                    spm
000111rdddddrrrr
                    adc
                            r,r
000011rdddddrrrr
                    add
                            r,r
001000rdddddrrrr
                    and
                            r,r
000101rdddddrrrr
                    ср
                            r,r
000001rdddddrrrr
                    срс
                            r,r
000100rdddddrrrr
                    cpse
                            r,r
001001rdddddrrrr
                    eor
                            r,r
001011rdddddrrrr
                    mov
                            r,r
100111rdddddrrrr
                    mul
                            r,r
001010rdddddrrrr
                    or
                            r,r
000010rdddddrrrr
                    sbc
                            r,r
000110rdddddrrrr
                    sub
                            r,r
001001rdddddrrrr
                    clr
                            r
000011rdddddrrrr
                    lsl
                            r
000111rdddddrrrr
                    rol
                            r
001000rdddddrrrr
                    tst
0111KKKKddddKKKK
                    andi
                            d,M
0111KKKKddddKKKK
                    cbr
                            d,n
1110KKKKddddKKKK
                    ldi
                            d,M
```

11101111dddd1111	ser	d
0110KKKKddddKKKK	ori	d,M
0110KKKKddddKKKK	sbr	d,M
0011KKKKddddKKKK	cpi	d,M
0100KKKKddddKKKK	sbci	d,M
0101KKKKddddKKKK	subi	d,M
1111110rrrrr0sss	sbrc	r,s
11111111rrrrr0sss	sbrs	r,s
1111100ddddd0sss	bld	r,s
1111101ddddddosss	bst	r,s
10110PPdddddPPPP	in	r,P
10111PPrrrrrPPPP	out	P,r
10010110KKddKKKK	adiw	w,K
100101111KKddKKKK	sbiw	w,K
100111000pppppsss	cbi	p,s
10011010pppppsss	sbi	p,s
100110101pppppsss	sbic	p,s
10011001pppppsss	sbis	p,s
11110111111111000	brcc	1
11110011111111000	brcs	1
11110011111111000	breq	1
11110011111111001	brge	1
11110111111111100	brhc	1
111101111111111111111111111111111111111	brhs	1
111100111111111111111111111111111111111	brid	1
111100111111111111111111111111111111111	brie	1
1111001111111111	brlo	1
11110011111111000	brlt	1
1111001111111100	brmi	1
11110011111111010	brne	1
11110111111111001	brpl	1
11110111111111010	brsh	1
111101111111111000	brtc	1
111101111111111111111111111111111111111	brts	1
1111001111111110	brvc	1
111101111111111111111111111111111111111	brvs	1
11110011111111011 111101111111111111	brbc	s,l
11110111111111111111111111111111111111	brbs	s,1
1100LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL	rcall	L L
1100LLLLLLLLLLLLL	rjmp	L
1001010hhhhh111h	call	h
10010101111111111111111111111111111111		h
1001010mmm110m 1001010rrrrr0101	jmp	
1001010111110101 100101010111110101	asr	r
1001010111110000 10010101111110000	com dec	r
1001010111111010 100101010111111010	inc	r
		r
1001010rrrr0110	lsr	r
1001010rrrrr0001	neg	r
1001000rrrr1111	pop	r
1001001rrrrr1111	push	r
1001010rrrr0111	ror	r
1001010rrrrr0010 00000001ddddrrrr	swap	r 
	movw	۷,۷
000000110ddddrrrr	muls	d,d
000000110ddd0rrr	mulsu	a,a
000000110ddd1rrr	fmul	a,a
000000111ddd0rrr	fmuls	a,a
000000111ddd1rrr	fmulsu	a,a

1001001ddddd0000	sts	i,r
1001000ddddd0000	lds	r,i
10o0oo0dddddbooo	ldd	r,b
100!000dddddee-+	ld	r,e
10o0oo1rrrrrbooo	std	b,r
100!001rrrrree-+	st	e,r
1001010100011001	eicall	
1001010000011001	eijmp	

# 9.5 Blackfin Dependent Features

## 9.5.1 Options

### -mcpu=processor[-sirevision]

This option specifies the target processor. The optional *sirevision* is not used in assembler. It's here such that GCC can easily pass down its <code>-mcpu=</code> option. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor. The following processor names are recognized: bf504, bf506, bf512, bf514, bf516, bf518, bf522, bf523, bf524, bf525, bf526, bf527, bf531, bf532, bf533, bf534, bf535 (not implemented yet), bf536, bf537, bf538, bf539, bf542, bf542m, bf544, bf544m, bf547m, bf547m, bf548m, bf549m, bf549m, and bf561.

-mfdpic Assemble for the FDPIC ABI.

-mno-fdpic

-mnopic Disable -mfdpic.

## 9.5.2 Syntax

#### Special Characters

Assembler input is free format and may appear anywhere on the line. One instruction may extend across multiple lines or more than one instruction may appear on the same line. White space (space, tab, comments or newline) may appear anywhere between tokens. A token must not have embedded spaces. Tokens include numbers, register names, keywords, user identifiers, and also some multicharacter special symbols like "+=", "/\*" or "||".

#### Instruction Delimiting

A semicolon must terminate every instruction. Sometimes a complete instruction will consist of more than one operation. There are two cases where this occurs. The first is when two general operations are combined. Normally a comma separates the different parts, as in

```
a0= r3.h * r2.1, a1 = r3.1 * r2.h ;
```

The second case occurs when a general instruction is combined with one or two memory references for joint issue. The latter portions are set off by a "||" token.

```
a0 = r3.h * r2.1 || r1 = [p3++] || r4 = [i2++];
```

#### Register Names

The assembler treats register names and instruction keywords in a case insensitive manner. User identifiers are case sensitive. Thus, R3.l, R3.L, r3.l and r3.L are all equivalent input to the assembler.

Register names are reserved and may not be used as program identifiers.

Some operations (such as "Move Register") require a register pair. Register pairs are always data registers and are denoted using a colon, eg., R3:2. The larger number must be written firsts. Note that the hardware only supports odd-even pairs, eg., R7:6, R5:4, R3:2, and R1:0.

Some instructions (such as –SP (Push Multiple)) require a group of adjacent registers. Adjacent registers are denoted in the syntax by the range enclosed in parentheses and separated by a colon, eg., (R7:3). Again, the larger number appears first.

Portions of a particular register may be individually specified. This is written with a dot (".") following the register name and then a letter denoting the desired portion. For 32-bit registers, ".H" denotes the most significant ("High") portion. ".L" denotes the least-significant portion. The subdivisions of the 40-bit registers are described later.

#### Accumulators

The set of 40-bit registers A1 and A0 that normally contain data that is being manipulated. Each accumulator can be accessed in four ways.

### one 40-bit register

The register will be referred to as A1 or A0.

#### one 32-bit register

The registers are designated as A1.W or A0.W.

### two 16-bit registers

The registers are designated as A1.H, A1.L, A0.H or A0.L.

### one 8-bit register

The registers are designated as A1.X or A0.X for the bits that extend beyond bit 31.

### Data Registers

The set of 32-bit registers (R0, R1, R2, R3, R4, R5, R6 and R7) that normally contain data for manipulation. These are abbreviated as D-register or Dreg. Data registers can be accessed as 32-bit registers or as two independent 16-bit registers. The least significant 16 bits of each register is called the "low" half and is designated with ".L" following the register name. The most significant 16 bits are called the "high" half and is designated with ".H" following the name.

### Pointer Registers

The set of 32-bit registers (P0, P1, P2, P3, P4, P5, SP and FP) that normally contain byte addresses of data structures. These are abbreviated as P-register or Preg.

#### Stack Pointer SP

The stack pointer contains the 32-bit address of the last occupied byte location in the stack. The stack grows by decrementing the stack pointer.

#### Frame Pointer FP

The frame pointer contains the 32-bit address of the previous frame pointer in the stack. It is located at the top of a frame.

Loop Top LT0 and LT1. These registers contain the 32-bit address of the top of a zero overhead loop.

### Loop Count

LC0 and LC1. These registers contain the 32-bit counter of the zero overhead loop executions.

#### Loop Bottom

LB0 and LB1. These registers contain the 32-bit address of the bottom of a zero overhead loop.

### Index Registers

The set of 32-bit registers (I0, I1, I2, I3) that normally contain byte addresses of data structures. Abbreviated I-register or Ireg.

### Modify Registers

The set of 32-bit registers (M0, M1, M2, M3) that normally contain offset values that are added and subracted to one of the index registers. Abbreviated as Mreg.

#### Length Registers

The set of 32-bit registers (L0, L1, L2, L3) that normally contain the length in bytes of the circular buffer. Abbreviated as Lreg. Clear the Lreg to disable circular addressing for the corresponding Ireg.

#### Base Registers

The set of 32-bit registers (B0, B1, B2, B3) that normally contain the base address in bytes of the circular buffer. Abbreviated as Breg.

#### Floating Point

The Blackfin family has no hardware floating point but the .float directive generates ieee floating point numbers for use with software floating point libraries.

#### Blackfin Opcodes

For detailed information on the Blackfin machine instruction set, see the Blackfin(r) Processor Instruction Set Reference.

#### 9.5.3 Directives

The following directives are provided for compatibility with the VDSP assembler.

- .byte2 Initializes a four byte data object.
- .byte4 Initializes a two byte data object.
- .db TBD
- .dd TBD
- .dw TBD
- .var Define and initialize a 32 bit data object.

# 9.6 CR16 Dependent Features

## 9.6.1 CR16 Operand Qualifiers

The National Semiconductor CR16 target of as has a few machine dependent operand qualifiers.

Operand expression type qualifier is an optional field in the instruction operand, to determines the type of the expression field of an operand. The @ is required. CR16 architecture uses one of the following expression qualifiers:

- s Specifies expression operand type as small
- m Specifies expression operand type as medium
- Specifies expression operand type as large
- c Specifies the CR16 Assembler generates a relocation entry for the operand, where pc has implied bit, the expression is adjusted accordingly. The linker uses the relocation entry to update the operand address at link time.
- got/GOT Specifies the CR16 Assembler generates a relocation entry for the operand, offset from Global Offset Table. The linker uses this relocation entry to update the operand address at link time

cgot/cGOT

- Specifies the CompactRISC Assembler generates a relocation entry for the operand, where pc has implied bit, the expression is adjusted accordingly. The linker uses the relocation entry to update the operand address at link time.

CR16 target operand qualifiers and its size (in bits):

```
'Immediate Operand'
- s — 4 bits

'' - m — 16 bits, for movb and movw instructions.

'' - m — 20 bits, movd instructions.

'' - l — 32 bits

'Absolute Operand'
- s — Illegal specifier for this operand.

'' - m — 20 bits, movd instructions.

'Displacement Operand'
- s — 8 bits

'' - m — 16 bits
```

For example:

- 1 --- 24 bits

1 movw \$\_myfun@c,r1

This loads the address of \_myfun, shifted right by 1, into r1.

2 movd \$\_myfun@c,(r2,r1)

This loads the address of  $\_myfun$ , shifted right by 1, into register-pair r2-r1.

3 \_myfun\_ptr:

```
.long _myfun@c
loadd _myfun_ptr, (r1,r0)
jal (r1,r0)
```

This .long directive, the address of \_myfunc, shifted right by 1 at link time.

4 loadd \_data1@GOT(r12), (r1,r0)

This loads the address of \_data1, into global offset table (ie GOT) and its offset value from GOT loads into register-pair r2-r1.

5 loadd \_myfunc@cGOT(r12), (r1,r0)

This loads the address of  $\_myfun$ , shifted right by 1, into global offset table (ie GOT) and its offset value from GOT loads into register-pair r1-r0.

# 9.7 CRIS Dependent Features

## 9.7.1 Command-line Options

The CRIS version of as has these machine-dependent command-line options.

The format of the generated object files can be either ELF or a.out, specified by the command-line options '--emulation=crisaout' and '--emulation=criself'. The default is ELF (criself), unless as has been configured specifically for a.out by using the configuration name cris-axis-aout.

There are two different link-incompatible ELF object file variants for CRIS, for use in environments where symbols are expected to be prefixed by a leading '\_' character and for environments without such a symbol prefix. The variant used for GNU/Linux port has no symbol prefix. Which variant to produce is specified by either of the options '--underscore' and '--no-underscore'. The default is '--underscore'. Since symbols in CRIS a.out objects are expected to have a '\_' prefix, specifying '--no-underscore' when generating a.out objects is an error. Besides the object format difference, the effect of this option is to parse register names differently (see [crisnous], page 117). The '--no-underscore' option makes a '\$' register prefix mandatory.

The option '--pic' must be passed to as in order to recognize the symbol syntax used for ELF (SVR4 PIC) position-independent-code (see [crispic], page 116). This will also affect expansion of instructions. The expansion with '--pic' will use PC-relative rather than (slightly faster) absolute addresses in those expansions.

The option '--march=architecture' specifies the recognized instruction set and recognized register names. It also controls the architecture type of the object file. Valid values for architecture are:

- v0\_v10 All instructions and register names for any architecture variant in the set v0...v10 are recognized. This is the default if the target is configured as cris-\*.
- v10 Only instructions and register names for CRIS v10 (as found in ETRAX 100 LX) are recognized. This is the default if the target is configured as crisv10-\*.
- v32 Only instructions and register names for CRIS v32 (code name Guinness) are recognized. This is the default if the target is configured as crisv32-\*. This value implies '--no-mul-bug-abort'. (A subsequent '--mul-bug-abort' will turn it back on.)

#### common\_v10\_v32

Only instructions with register names and addressing modes with opcodes common to the v10 and v32 are recognized.

When '-N' is specified, as will emit a warning when a 16-bit branch instruction is expanded into a 32-bit multiple-instruction construct (see Section 9.7.2 [CRIS-Expand], page 115).

Some versions of the CRIS v10, for example in the Etrax 100 LX, contain a bug that causes destabilizing memory accesses when a multiply instruction is executed with certain values in the first operand just before a cache-miss. When the '--mul-bug-abort' command line option is active (the default value), as will refuse to assemble a file containing a multiply instruction at a dangerous offset, one that could be the last on a cache-line, or is in a

section with insufficient alignment. This placement checking does not catch any case where the multiply instruction is dangerously placed because it is located in a delay-slot. The '--mul-bug-abort' command line option turns off the checking.

## 9.7.2 Instruction expansion

as will silently choose an instruction that fits the operand size for '[register+constant]' operands. For example, the offset 127 in move.d [r3+127],r4 fits in an instruction using a signed-byte offset. Similarly, move.d [r2+32767],r1 will generate an instruction using a 16-bit offset. For symbolic expressions and constants that do not fit in 16 bits including the sign bit, a 32-bit offset is generated.

For branches, as will expand from a 16-bit branch instruction into a sequence of instructions that can reach a full 32-bit address. Since this does not correspond to a single instruction, such expansions can optionally be warned about. See Section 9.7.1 [CRIS-Opts], page 114.

If the operand is found to fit the range, a lapc mnemonic will translate to a lapcq instruction. Use lapc.d to force the 32-bit lapc instruction.

Similarly, the addo mnemonic will translate to the shortest fitting instruction of addoq, addo.w and addo.d, when used with a operand that is a constant known at assembly time.

### 9.7.3 Symbols

Some symbols are defined by the assembler. They're intended to be used in conditional assembly, for example:

```
.if ..asm.arch.cris.v32

code for CRIS v32
.elseif ..asm.arch.cris.common_v10_v32

code common to CRIS v32 and CRIS v10
.elseif ..asm.arch.cris.v10 | ..asm.arch.cris.any_v0_v10

code for v10
.else
.error "Code needs to be added here."
.endif
```

These symbols are defined in the assembler, reflecting command-line options, either when specified or the default. They are always defined, to 0 or 1.

```
..asm.arch.cris.any_v0_v10
This symbol is non-zero when '--march=v0_v10' is specified or the default.
..asm.arch.cris.common_v10_v32
Set according to the option '--march=common_v10_v32'.
..asm.arch.cris.v10
Reflects the option '--march=v10'.
..asm.arch.cris.v32
Corresponds to '--march=v10'.
```

Speaking of symbols, when a symbol is used in code, it can have a suffix modifying its value for use in position-independent code. See Section 9.7.4.2 [CRIS-Pic], page 116.

# 9.7.4 Syntax

There are different aspects of the CRIS assembly syntax.

### 9.7.4.1 Special Characters

The character '#' is a line comment character. It starts a comment if and only if it is placed at the beginning of a line.

A ';' character starts a comment anywhere on the line, causing all characters up to the end of the line to be ignored.

A '@' character is handled as a line separator equivalent to a logical new-line character (except in a comment), so separate instructions can be specified on a single line.

### 9.7.4.2 Symbols in position-independent code

When generating position-independent code (SVR4 PIC) for use in cris-axis-linux-gnu or crisv32-axis-linux-gnu shared libraries, symbol suffixes are used to specify what kind of run-time symbol lookup will be used, expressed in the object as different relocation types. Usually, all absolute symbol values must be located in a table, the global offset table, leaving the code position-independent; independent of values of global symbols and independent of the address of the code. The suffix modifies the value of the symbol, into for example an index into the global offset table where the real symbol value is entered, or a PC-relative value, or a value relative to the start of the global offset table. All symbol suffixes start with the character ':' (omitted in the list below). Every symbol use in code or a read-only section must therefore have a PIC suffix to enable a useful shared library to be created. Usually, these constructs must not be used with an additive constant offset as is usually allowed, i.e. no 4 as in symbol + 4 is allowed. This restriction is checked at link-time, not at assembly-time.

GOT

Attaching this suffix to a symbol in an instruction causes the symbol to be entered into the global offset table. The value is a 32-bit index for that symbol into the global offset table. The name of the corresponding relocation is 'R\_CRIS\_32\_GOT'. Example: move.d [\$r0+extsym:GOT],\$r9

GOT16

Same as for 'GOT', but the value is a 16-bit index into the global offset table. The corresponding relocation is 'R\_CRIS\_16\_GOT'. Example: move.d [\$r0+asymbol:GOT16],\$r10

PLT

This suffix is used for function symbols. It causes a procedure linkage table, an array of code stubs, to be created at the time the shared object is created or linked against, together with a global offset table entry. The value is a pcrelative offset to the corresponding stub code in the procedure linkage table. This arrangement causes the run-time symbol resolver to be called to look up and set the value of the symbol the first time the function is called (at latest; depending environment variables). It is only safe to leave the symbol unresolved this way if all references are function calls. The name of the relocation is 'R\_CRIS\_32\_PLT\_PCREL'. Example: add.d fnname:PLT,\$pc

Like PLT, but the value is relative to the beginning of the global offset table. The relocation is 'R\_CRIS\_32\_PLT\_GOTREL'. Example: move.d fnname:PLTG,\$r3

GOTPLT

Similar to 'PLT', but the value of the symbol is a 32-bit index into the global offset table. This is somewhat of a mix between the effect of the 'GOT' and the 'PLT' suffix; the difference to 'GOT' is that there will be a procedure linkage table entry created, and that the symbol is assumed to be a function entry and will be resolved by the run-time resolver as with 'PLT'. The relocation is 'R\_CRIS\_32\_GOTPLT'. Example: jsr [\$r0+fnname:GOTPLT]

GOTPLT16

A variant of 'GOTPLT' giving a 16-bit value. Its relocation name is 'R\_CRIS\_16\_GOTPLT'. Example: jsr [\$r0+fnname:GOTPLT16]

GOTOFF

This suffix must only be attached to a local symbol, but may be used in an expression adding an offset. The value is the address of the symbol relative to the start of the global offset table. The relocation name is 'R\_CRIS\_32\_GOTREL'. Example: move.d [\$r0+localsym:GOTOFF],r3

### 9.7.4.3 Register names

A '\$' character may always prefix a general or special register name in an instruction operand but is mandatory when the option '--no-underscore' is specified or when the .syntax register\_prefix directive is in effect (see [crisnous], page 117). Register names are case-insensitive.

#### 9.7.4.4 Assembler Directives

There are a few CRIS-specific pseudo-directives in addition to the generic ones. See Chapter 7 [Pseudo Ops], page 45. Constants emitted by pseudo-directives are in little-endian order for CRIS. There is no support for floating-point-specific directives for CRIS.

#### .dword EXPRESSIONS

The .dword directive is a synonym for .int, expecting zero or more EXPRES-SIONS, separated by commas. For each expression, a 32-bit little-endian constant is emitted.

#### .syntax ARGUMENT

The .syntax directive takes as ARGUMENT one of the following case-sensitive choices

### no\_register\_prefix

The .syntax no\_register\_prefix directive makes a '\$' character prefix on all registers optional. It overrides a previous setting, including the corresponding effect of the option '--no-underscore'. If this directive is used when ordinary symbols do not have a '\_' character prefix, care must be taken to avoid ambiguities whether an operand is a register or a symbol; using symbols with names the same as general or special registers then invoke undefined behavior.

### register\_prefix

This directive makes a '\$' character prefix on all registers mandatory. It overrides a previous setting, including the corresponding effect of the option '--underscore'.

### leading\_underscore

This is an assertion directive, emitting an error if the '--no-underscore' option is in effect.

### no\_leading\_underscore

This is the opposite of the .syntax leading\_underscore directive and emits an error if the option '--underscore' is in effect.

#### .arch ARGUMENT

This is an assertion directive, giving an error if the specified *ARGUMENT* is not the same as the specified or default value for the '--march=architecture' option (see [march-option], page 114).

# 9.8 D10V Dependent Features

### 9.8.1 D10V Options

The Mitsubishi D10V version of as has a few machine dependent options.

'-0' The D10V can often execute two sub-instructions in parallel. When this option is used, as will attempt to optimize its output by detecting when instructions can be executed in parallel.

#### '--nowarnswap'

To optimize execution performance, as will sometimes swap the order of instructions. Normally this generates a warning. When this option is used, no warning will be generated when instructions are swapped.

'--gstabs-packing'

'--no-gstabs-packing'

as packs adjacent short instructions into a single packed instruction. '--no-gstabs-packing' turns instruction packing off if '--gstabs' is specified as well; '--gstabs-packing' (the default) turns instruction packing on even when '--gstabs' is specified.

## 9.8.2 Syntax

The D10V syntax is based on the syntax in Mitsubishi's D10V architecture manual. The differences are detailed below.

### 9.8.2.1 Size Modifiers

The D10V version of as uses the instruction names in the D10V Architecture Manual. However, the names in the manual are sometimes ambiguous. There are instruction names that can assemble to a short or long form opcode. How does the assembler pick the correct form? as will always pick the smallest form if it can. When dealing with a symbol that is not defined yet when a line is being assembled, it will always use the long form. If you need to force the assembler to use either the short or long form of the instruction, you can append either '.s' (short) or '.1' (long) to it. For example, if you are writing an assembly program and you want to do a branch to a symbol that is defined later in your program, you can write 'bra.s foo'. Objdump and GDB will always append '.s' or '.1' to instructions which have both short and long forms.

#### 9.8.2.2 Sub-Instructions

The D10V assembler takes as input a series of instructions, either one-per-line, or in the special two-per-line format described in the next section. Some of these instructions will be short-form or sub-instructions. These sub-instructions can be packed into a single instruction. The assembler will do this automatically. It will also detect when it should not pack instructions. For example, when a label is defined, the next instruction will never be packaged with the previous one. Whenever a branch and link instruction is called, it will not be packaged with the next instruction so the return address will be valid. Nops are automatically inserted when necessary.

If you do not want the assembler automatically making these decisions, you can control the packaging and execution type (parallel or sequential) with the special execution symbols described in the next section.

### 9.8.2.3 Special Characters

';' and '#' are the line comment characters. Sub-instructions may be executed in order, in reverse-order, or in parallel. Instructions listed in the standard one-per-line format will be executed sequentially. To specify the executing order, use the following symbols:

- '->' Sequential with instruction on the left first.
- '<-' Sequential with instruction on the right first.
- 'II' Parallel

The D10V syntax allows either one instruction per line, one instruction per line with the execution symbol, or two instructions per line. For example

abs a1 -> abs r0

Execute these sequentially. The instruction on the right is in the right container and is executed second.

abs r0 <- abs a1

Execute these reverse-sequentially. The instruction on the right is in the right container, and is executed first.

ld2w r2,@r8+ || mac a0,r0,r7

Execute these in parallel.

ld2w r2,@r8+ ||

mac a0,r0,r7

Two-line format. Execute these in parallel.

ld2w r2,@r8+

mac a0,r0,r7

Two-line format. Execute these sequentially. Assembler will put them in the proper containers.

ld2w r2,@r8+ ->

mac a0,r0,r7

Two-line format. Execute these sequentially. Same as above but second instruction will always go into right container.

Since '\$' has no special meaning, you may use it in symbol names.

## 9.8.2.4 Register Names

You can use the predefined symbols 'r0' through 'r15' to refer to the D10V registers. You can also use 'sp' as an alias for 'r15'. The accumulators are 'a0' and 'a1'. There are special register-pair names that may optionally be used in opcodes that require even-numbered registers. Register names are not case sensitive.

Register Pairs

r0-r1

r2-r3

r4-r5

r6-r7

r8-r9

r10-r11

r12-r13

r14-r15

The D10V also has predefined symbols for these control registers and status bits:

psw Processor Status Word

bpsw Backup Processor Status Word

pc Program Counter

bpc Backup Program Counter

rpt\_c Repeat Count

rpt\_s Repeat Start address

rpt\_e Repeat End address

mod\_s Modulo Start address

mod\_e Modulo End address

iba Instruction Break Address

f0 Flag 0

f1 Flag 1

c Carry flag

# 9.8.2.5 Addressing Modes

as understands the following addressing modes for the D10V.  $\mathtt{R}n$  in the following refers to any of the numbered registers, but not the control registers.

Rn Register direct

**QRn** Register indirect

QRn+ Register indirect with post-increment

**QRn** - Register indirect with post-decrement

**Q-SP** Register indirect with pre-decrement

@(disp, Rn)

Register indirect with displacement

addr PC relative address (for branch or rep).

#imm Immediate data (the '#' is optional and ignored)

### 9.8.2.6 @WORD Modifier

Any symbol followed by @word will be replaced by the symbol's value shifted right by 2. This is used in situations such as loading a register with the address of a function (or any other code fragment). For example, if you want to load a register with the location of the function main then jump to that function, you could do it as follows:

```
ldi r2, main@word jmp r2
```

## 9.8.3 Floating Point

The D10V has no hardware floating point, but the .float and .double directives generates IEEE floating-point numbers for compatibility with other development tools.

## 9.8.4 Opcodes

For detailed information on the D10V machine instruction set, see D10V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.). as implements all the standard D10V opcodes. The only changes are those described in the section on size modifiers

# 9.9 D30V Dependent Features

### 9.9.1 D30V Options

The Mitsubishi D30V version of as has a few machine dependent options.

- '-0' The D30V can often execute two sub-instructions in parallel. When this option is used, as will attempt to optimize its output by detecting when instructions can be executed in parallel.
- '-n' When this option is used, as will issue a warning every time it adds a nop instruction.
- '-N' When this option is used, as will issue a warning if it needs to insert a nop after a 32-bit multiply before a load or 16-bit multiply instruction.

### 9.9.2 Syntax

The D30V syntax is based on the syntax in Mitsubishi's D30V architecture manual. The differences are detailed below.

### 9.9.2.1 Size Modifiers

The D30V version of as uses the instruction names in the D30V Architecture Manual. However, the names in the manual are sometimes ambiguous. There are instruction names that can assemble to a short or long form opcode. How does the assembler pick the correct form? as will always pick the smallest form if it can. When dealing with a symbol that is not defined yet when a line is being assembled, it will always use the long form. If you need to force the assembler to use either the short or long form of the instruction, you can append either '.s' (short) or '.1' (long) to it. For example, if you are writing an assembly program and you want to do a branch to a symbol that is defined later in your program, you can write 'bra.s foo'. Objdump and GDB will always append '.s' or '.1' to instructions which have both short and long forms.

### 9.9.2.2 Sub-Instructions

The D30V assembler takes as input a series of instructions, either one-per-line, or in the special two-per-line format described in the next section. Some of these instructions will be short-form or sub-instructions. These sub-instructions can be packed into a single instruction. The assembler will do this automatically. It will also detect when it should not pack instructions. For example, when a label is defined, the next instruction will never be packaged with the previous one. Whenever a branch and link instruction is called, it will not be packaged with the next instruction so the return address will be valid. Nops are automatically inserted when necessary.

If you do not want the assembler automatically making these decisions, you can control the packaging and execution type (parallel or sequential) with the special execution symbols described in the next section.

### 9.9.2.3 Special Characters

';' and '#' are the line comment characters. Sub-instructions may be executed in order, in reverse-order, or in parallel. Instructions listed in the standard one-per-line format will be executed sequentially unless you use the '-0' option.

To specify the executing order, use the following symbols:

'->' Sequential with instruction on the left first.

'<-' Sequential with instruction on the right first.

'||' Parallel

The D30V syntax allows either one instruction per line, one instruction per line with the execution symbol, or two instructions per line. For example

```
abs r2,r3 \rightarrow abs r4,r5
```

Execute these sequentially. The instruction on the right is in the right container and is executed second.

```
abs r2,r3 <- abs r4,r5
```

Execute these reverse-sequentially. The instruction on the right is in the right container, and is executed first.

```
abs r2,r3 || abs r4,r5
```

Execute these in parallel.

```
ldw r2,0(r3,r4) || mulx r6,r8,r9
```

Two-line format. Execute these in parallel.

```
mulx a0,r8,r9
stw r2,@(r3,r4)
```

Two-line format. Execute these sequentially unless '-0' option is used. If the '-0' option is used, the assembler will determine if the instructions could be done in parallel (the above two instructions can be done in parallel), and if so, emit them as parallel instructions. The assembler will put them in the proper containers. In the above example, the assembler will put the 'stw' instruction in left container and the 'mulx' instruction in the right container.

```
stw r2,@(r3,r4) -> mulx a0,r8,r9
```

Two-line format. Execute the 'stw' instruction followed by the 'mulx' instruction sequentially. The first instruction goes in the left container and the second instruction goes into right container. The assembler will give an error if the machine ordering constraints are violated.

```
stw r2,@(r3,r4) <-
mulx a0,r8,r9
```

Same as previous example, except that the 'mulx' instruction is executed before the 'stw' instruction.

Since '\$' has no special meaning, you may use it in symbol names.

### 9.9.2.4 Guarded Execution

as supports the full range of guarded execution directives for each instruction. Just append the directive after the instruction proper. The directives are:

'/tx' Execute the instruction if flag f0 is true.

'/fx'	Execute the instruction if flag f0 is false.
'/xt'	Execute the instruction if flag f1 is true.
'/xf'	Execute the instruction if flag f1 is false.
'/tt'	Execute the instruction if both flags f0 and f1 are true.
'/tf'	Execute the instruction if flag f0 is true and flag f1 is false.

# 9.9.2.5 Register Names

You can use the predefined symbols 'r0' through 'r63' to refer to the D30V registers. You can also use 'sp' as an alias for 'r63' and 'link' as an alias for 'r62'. The accumulators are 'a0' and 'a1'.

The D30V also has predefined symbols for these control registers and status bits:

	1
psw	Processor Status Word
bpsw	Backup Processor Status Word
pc	Program Counter
bpc	Backup Program Counter
rpt_c	Repeat Count
rpt_s	Repeat Start address
rpt_e	Repeat End address
mod_s	Modulo Start address
mod_e	Modulo End address
iba	Instruction Break Address
fO	Flag 0
f1	Flag 1
f2	Flag 2
f3	Flag 3
f4	Flag 4
f5	Flag 5
f6	Flag 6
f7	Flag 7
s	Same as flag 4 (saturation flag)
v	Same as flag 5 (overflow flag)
va	Same as flag 6 (sticky overflow flag)
С	Same as flag 7 (carry/borrow flag)
b	Same as flag 7 (carry/borrow flag)

## 9.9.2.6 Addressing Modes

Register direct

as understands the following addressing modes for the D30V. Rn in the following refers to any of the numbered registers, but not the control registers.

@Rn Register indirect
@Rn+ Register indirect with post-increment
@Rn- Register indirect with post-decrement
@-SP Register indirect with pre-decrement
@(disp, Rn)

Register indirect with displacement

addr PC relative address (for branch or rep).

#imm Immediate data (the '#' is optional and ignored)

# 9.9.3 Floating Point

The D30V has no hardware floating point, but the .float and .double directives generates IEEE floating-point numbers for compatibility with other development tools.

## 9.9.4 Opcodes

Rn

For detailed information on the D30V machine instruction set, see D30V Architecture: A VLIW Microprocessor for Multimedia Applications (Mitsubishi Electric Corp.). as implements all the standard D30V opcodes. The only changes are those described in the section on size modifiers

# 9.10 H8/300 Dependent Features

### 9.10.1 Options

The Renesas H8/300 version of as has one machine-dependent option:

-h-tick-hex

Support H'00 style hex constants in addition to 0x00 style.

### 9.10.2 Syntax

### 9.10.2.1 Special Characters

';' is the line comment character.

'\$' can be used instead of a newline to separate statements. Therefore you may not use "' in symbol names on the H8/300.

### 9.10.2.2 Register Names

You can use predefined symbols of the form 'rnh' and 'rnl' to refer to the H8/300 registers as sixteen 8-bit general-purpose registers. n is a digit from '0' to '7'); for instance, both 'r0h' and 'r7l' are valid register names.

You can also use the eight predefined symbols 'rn' to refer to the H8/300 registers as 16-bit registers (you must use this form for addressing).

On the H8/300H, you can also use the eight predefined symbols 'ern' ('er0' ... 'er7') to refer to the 32-bit general purpose registers.

The two control registers are called pc (program counter; a 16-bit register, except on the H8/300H where it is 24 bits) and ccr (condition code register; an 8-bit register). r7 is used as the stack pointer, and can also be called sp.

### 9.10.2.3 Addressing Modes

as understands the following addressing modes for the H8/300:

```
Register direct
rn
           Register indirect
@rn
@(d, rn)
@(d:16, rn)
@(d:24, rn)
           Register indirect: 16-bit or 24-bit displacement d from register n. (24-bit dis-
           placements are only meaningful on the H8/300H.)
@rn+
           Register indirect with post-increment
@-rn
           Register indirect with pre-decrement
@aa
@aa:8
@aa:16
           Absolute address aa. (The address size ':24' only makes sense on the H8/300H.)
@aa:24
```

#xx

#xx:8 #xx:16

#xx:32 Immediate data xx. You may specify the ':8', ':16', or ':32' for clarity, if you wish; but as neither requires this nor uses it—the data size required is taken from context.

@@aa

@@aa:8 Memory indirect. You may specify the ':8' for clarity, if you wish; but as neither requires this nor uses it.

# 9.10.3 Floating Point

The H8/300 family has no hardware floating point, but the .float directive generates IEEE floating-point numbers for compatibility with other development tools.

# 9.10.4 H8/300 Machine Directives

as has the following machine-dependent directives for the H8/300:

- .h8300h Recognize and emit additional instructions for the H8/300H variant, and also make .int emit 32-bit numbers rather than the usual (16-bit) for the H8/300 family.
- .h8300s Recognize and emit additional instructions for the H8S variant, and also make .int emit 32-bit numbers rather than the usual (16-bit) for the H8/300 family.
- .h8300hn Recognize and emit additional instructions for the H8/300H variant in normal mode, and also make .int emit 32-bit numbers rather than the usual (16-bit) for the H8/300 family.
- .h8300sn Recognize and emit additional instructions for the H8S variant in normal mode, and also make .int emit 32-bit numbers rather than the usual (16-bit) for the H8/300 family.

On the H8/300 family (including the H8/300H) '.word' directives generate 16-bit numbers.

# 9.10.5 Opcodes

For detailed information on the H8/300 machine instruction set, see H8/300 Series Programming Manual. For information specific to the H8/300H, see H8/300H Series Programming Manual (Renesas).

as implements all the standard  ${\rm H8/300}$  opcodes. No additional pseudo-instructions are needed on this family.

Four H8/300 instructions (add, cmp, mov, sub) are defined with variants using the suffixes '.b', '.w', and '.1' to specify the size of a memory operand. as supports these suffixes, but does not require them; since one of the operands is always a register, as can deduce the correct size.

For example, since r0 refers to a 16-bit register,

```
mov r0,@foo
is equivalent to
mov.w r0,@foo
```

If you use the size suffixes, as issues a warning when the suffix and the register size do not match.

# 9.11 HPPA Dependent Features

### 9.11.1 Notes

As a back end for GNU CC as has been throughly tested and should work extremely well. We have tested it only minimally on hand written assembly code and no one has tested it much on the assembly output from the HP compilers.

The format of the debugging sections has changed since the original **as** port (version 1.3X) was released; therefore, you must rebuild all HPPA objects and libraries with the new assembler so that you can debug the final executable.

The HPPA as port generates a small subset of the relocations available in the SOM and ELF object file formats. Additional relocation support will be added as it becomes necessary.

### **9.11.2** Options

as has no machine-dependent command-line options for the HPPA.

## 9.11.3 Syntax

The assembler syntax closely follows the HPPA instruction set reference manual; assembler directives and general syntax closely follow the HPPA assembly language reference manual, with a few noteworthy differences.

First, a colon may immediately follow a label definition. This is simply for compatibility with how most assembly language programmers write code.

Some obscure expression parsing problems may affect hand written code which uses the spop instructions, or code which makes significant use of the! line separator.

as is much less forgiving about missing arguments and other similar oversights than the HP assembler. as notifies you of missing arguments as syntax errors; this is regarded as a feature, not a bug.

Finally, as allows you to use an external symbol without explicitly importing the symbol. Warning: in the future this will be an error for HPPA targets.

Special characters for HPPA targets include:

';' is the line comment character.

'!' can be used instead of a newline to separate statements.

Since '\$' has no special meaning, you may use it in symbol names.

### 9.11.4 Floating Point

The HPPA family uses IEEE floating-point numbers.

### 9.11.5 HPPA Assembler Directives

as for the HPPA supports many additional directives for compatibility with the native assembler. This section describes them only briefly. For detailed information on HPPA-specific assembler directives, see *HP9000 Series 800 Assembly Language Reference Manual* (HP 92432-90001).

as does not support the following assembler directives described in the HP manual:

.endm .liston
.enter .locct
.leave .macro
.listoff

Beyond those implemented for compatibility, as supports one additional assembler directive for the HPPA: .param. It conveys register argument locations for static functions. Its syntax closely follows the .export directive.

These are the additional directives in as for the HPPA:

#### .block n

### .blockz n

Reserve n bytes of storage, and initialize them to zero.

.call Mark the beginning of a procedure call. Only the special case with *no arguments* is allowed.

## .callinfo [param=value, ...] [flag, ...]

Specify a number of parameters and flags that define the environment for a procedure.

param may be any of 'frame' (frame size), 'entry\_gr' (end of general register range), 'entry\_fr' (end of float register range), 'entry\_sr' (end of space register range).

The values for flag are 'calls' or 'caller' (proc has subroutines), 'no\_calls' (proc does not call subroutines), 'save\_rp' (preserve return pointer), 'save\_sp' (proc preserves stack pointer), 'no\_unwind' (do not unwind this proc), 'hpux\_int' (proc is interrupt routine).

.code Assemble into the standard section called '\$TEXT\$', subsection '\$CODE\$'.

### .copyright "string"

In the SOM object format, insert *string* into the object code, marked as a copyright string.

### .copyright "string"

In the ELF object format, insert string into the object code, marked as a version string.

.enter Not yet supported; the assembler rejects programs containing this directive.

.entry Mark the beginning of a procedure.

.exit Mark the end of a procedure.

### .export name [ ,typ ] [ ,param=r ]

Make a procedure *name* available to callers. *typ*, if present, must be one of 'absolute', 'code' (ELF only, not SOM), 'data', 'entry', 'data', 'entry', 'millicode', 'plabel', 'pri\_prog', or 'sec\_prog'.

param, if present, provides either relocation information for the procedure arguments and result, or a privilege level. param may be 'argwn' (where n ranges from 0 to 3, and indicates one of four one-word arguments); 'rtnval' (the procedure's result); or 'priv\_lev' (privilege level). For arguments or the result, r

specifies how to relocate, and must be one of 'no' (not relocatable), 'gr' (argument is in general register), 'fr' (in floating point register), or 'fu' (upper half of float register). For 'priv\_lev', r is an integer.

.half n Define a two-byte integer constant n; synonym for the portable as directive .short.

### .import name [ ,typ ]

Converse of .export; make a procedure available to call. The arguments use the same conventions as the first two arguments for .export.

#### .label name

Define name as a label for the current assembly location.

.leave Not yet supported; the assembler rejects programs containing this directive.

### .origin 1c

Advance location counter to lc. Synonym for the as portable directive .org.

### .param name [ ,typ ] [ ,param=r ]

Similar to .export, but used for static procedures.

.proc Use preceding the first statement of a procedure.

.procend Use following the last statement of a procedure.

### label .reg expr

Synonym for .equ; define label with the absolute expression expr as its value.

### .space secname [ ,params ]

Switch to section secname, creating a new section by that name if necessary. You may only use params when creating a new section, not when switching to an existing one. secname may identify a section by number rather than by name.

If specified, the list params declares attributes of the section, identified by keywords. The keywords recognized are 'spnum=exp' (identify this section by the number exp, an absolute expression), 'sort=exp' (order sections according to this sort key when linking; exp is an absolute expression), 'unloadable' (section contains no loadable data), 'notdefined' (this section defined elsewhere), and 'private' (data in this section not available to other programs).

### .spnum secnam

Allocate four bytes of storage, and initialize them with the section number of the section named *secnam*. (You can define the section number with the HPPA .space directive.)

## .string "str"

Copy the characters in the string str to the object file. See Section 3.6.1.1 [Strings], page 27, for information on escape sequences you can use in as strings. Warning! The HPPA version of .string differs from the usual as definition: it does not write a zero byte after copying str.

#### .stringz "str"

Like .string, but appends a zero byte after copying str to object file.

.subspa name [ ,params ]
.nsubspa name [ ,params ]

Similar to .space, but selects a subsection name within the current section. You may only specify params when you create a subsection (in the first instance of .subspa for this name).

If specified, the list params declares attributes of the subsection, identified by keywords. The keywords recognized are 'quad=expr' ("quadrant" for this subsection), 'align=expr' (alignment for beginning of this subsection; a power of two), 'access=expr' (value for "access rights" field), 'sort=expr' (sorting order for this subspace in link), 'code\_only' (subsection contains only code), 'unloadable' (subsection cannot be loaded into memory), 'comdat' (subsection is comdat), 'common' (subsection is common block), 'dup\_comm' (subsection may have duplicate names), or 'zero' (subsection is all zeros, do not write in object file).

.nsubspa always creates a new subspace with the given name, even if one with the same name already exists.

'comdat', 'common' and 'dup\_comm' can be used to implement various flavors of one-only support when using the SOM linker. The SOM linker only supports specific combinations of these flags. The details are not documented. A brief description is provided here.

'comdat' provides a form of linkonce support. It is useful for both code and data subspaces. A 'comdat' subspace has a key symbol marked by the 'is\_comdat' flag or 'ST\_COMDAT'. Only the first subspace for any given key is selected. The key symbol becomes universal in shared links. This is similar to the behavior of 'secondary\_def' symbols.

'common' provides Fortran named common support. It is only useful for data subspaces. Symbols with the flag 'is\_common' retain this flag in shared links. Referencing a 'is\_common' symbol in a shared library from outside the library doesn't work. Thus, 'is\_common' symbols must be output whenever they are needed.

'common' and 'dup\_comm' together provide Cobol common support. The subspaces in this case must all be the same length. Otherwise, this support is similar to the Fortran common support.

'dup\_comm' by itself provides a type of one-only support for code. Only the first 'dup\_comm' subspace is selected. There is a rather complex algorithm to compare subspaces. Code symbols marked with the 'dup\_common' flag are hidden. This support was intended for "C++ duplicate inlines".

A simplified technique is used to mark the flags of symbols based on the flags of their subspace. A symbol with the scope SS\_UNIVERSAL and type ST\_ENTRY, ST\_CODE or ST\_DATA is marked with the corresponding settings of 'comdat', 'common' and 'dup\_comm' from the subspace, respectively. This avoids having to introduce additional directives to mark these symbols. The HP assembler sets 'is\_common' from 'common'. However, it doesn't set the 'dup\_common' from 'dup\_comm'. It doesn't have 'comdat' support.

.version "str"

Write str as version identifier in object code.

# 9.11.6 Opcodes

For detailed information on the HPPA machine instruction set, see PA-RISC Architecture and Instruction Set Reference Manual (HP 09740-90039).

# 9.12 ESA/390 Dependent Features

### 9.12.1 Notes

The ESA/390 as port is currently intended to be a back-end for the GNU CC compiler. It is not HLASM compatible, although it does support a subset of some of the HLASM directives. The only supported binary file format is ELF; none of the usual MVS/VM/OE/USS object file formats, such as ESD or XSD, are supported.

When used with the GNU CC compiler, the ESA/390 as will produce correct, fully relocated, functional binaries, and has been used to compile and execute large projects. However, many aspects should still be considered experimental; these include shared library support, dynamically loadable objects, and any relocation other than the 31-bit relocation.

## **9.12.2** Options

as has no machine-dependent command-line options for the ESA/390.

## 9.12.3 Syntax

The opcode/operand syntax follows the ESA/390 Principles of Operation manual; assembler directives and general syntax are loosely based on the prevailing AT&T/SVR4/ELF/Solaris style notation. HLASM-style directives are *not* supported for the most part, with the exception of those described herein.

A leading dot in front of directives is optional, and the case of directives is ignored; thus for example, .using and USING have the same effect.

A colon may immediately follow a label definition. This is simply for compatibility with how most assembly language programmers write code.

'#' is the line comment character.

';' can be used instead of a newline to separate statements.

Since '\$' has no special meaning, you may use it in symbol names.

Registers can be given the symbolic names r0..r15, fp0, fp2, fp4, fp6. By using thesse symbolic names, as can detect simple syntax errors. The name rarg or r.arg is a synonym for r11, rtca or r.tca for r12, sp, r.sp, dsa r.dsa for r13, lr or r.lr for r14, rbase or r.base for r3 and rpgt or r.pgt for r4.

'\*' is the current location counter. Unlike '.' it is always relative to the last USING directive. Note that this means that expressions cannot use multiplication, as any occurrence of '\*' will be interpreted as a location counter.

All labels are relative to the last USING. Thus, branches to a label always imply the use of base+displacement.

Many of the usual forms of address constants / address literals are supported. Thus,

```
.using *,r3
L r15,=A(some_routine)
LM r6,r7,=V(some_longlong_extern)
A r1,=F'12'
AH r0,=H'42'
ME r6,=E'3.1416'
MD r6,=D'3.14159265358979'
```

0 r6,=XL4'cacad0d0'
.ltorg

should all behave as expected: that is, an entry in the literal pool will be created (or reused if it already exists), and the instruction operands will be the displacement into the literal pool using the current base register (as last declared with the .using directive).

## 9.12.4 Floating Point

The assembler generates only IEEE floating-point numbers. The older floating point formats are not supported.

## 9.12.5 ESA/390 Assembler Directives

as for the ESA/390 supports all of the standard ELF/SVR4 assembler directives that are documented in the main part of this documentation. Several additional directives are supported in order to implement the ESA/390 addressing model. The most important of these are .using and .ltorg

These are the additional directives in as for the ESA/390:

.dc A small subset of the usual DC directive is supported.

### .drop regno

Stop using regno as the base register. The regno must have been previously declared with a .using directive in the same section as the current section.

### .ebcdic string

Emit the EBCDIC equivalent of the indicated string. The emitted string will be null terminated. Note that the directives .string etc. emit ascii strings by default.

EQU The standard HLASM-style EQU directive is not supported; however, the standard as directive equ can be used to the same effect.

Dump the literal pool accumulated so far; begin a new literal pool. The literal pool will be written in the current section; in order to generate correct assembly, a .using must have been previously specified in the same section.

#### .using expr, regno

Use regno as the base register for all subsequent RX, RS, and SS form instructions. The expr will be evaluated to obtain the base address; usually, expr will merely be '\*'.

This assembler allows two .using directives to be simultaneously outstanding, one in the .text section, and one in another section (typically, the .data section). This feature allows dynamically loaded objects to be implemented in a relatively straightforward way. A .using directive must always be specified in the .text section; this will specify the base register that will be used for branches in the .text section. A second .using may be specified in another section; this will specify the base register that is used for non-label address literals. When a second .using is specified, then the subsequent .ltorg must be put in the same section; otherwise an error will result.

Thus, for example, the following code uses r3 to address branch targets and r4 to address the literal pool, which has been written to the .data section. The

is, the constants =A(some\_routine), =H'42' and =E'3.1416' will all appear in the .data section.

```
.data
.using LITPOOL,r4
.text
BASR r3,0
.using *,r3
        В
                START
.long LITPOOL
START:
L r4,4(,r3)
L r15,=A(some_routine)
LTR r15,r15
BNE LABEL
AH r0,=H'42'
LABEL:
ME r6,=E'3.1416'
.data
LITPOOL:
.ltorg
```

Note that this dual-.using directive semantics extends and is not compatible with HLASM semantics. Note that this assembler directive does not support the full range of HLASM semantics.

# **9.12.6** Opcodes

For detailed information on the ESA/390 machine instruction set, see ESA/390 Principles of Operation (IBM Publication Number DZ9AR004).

## 9.13 80386 Dependent Features

The i386 version as supports both the original Intel 386 architecture in both 16 and 32-bit mode as well as AMD x86-64 architecture extending the Intel architecture to 64-bits.

## **9.13.1** Options

The i386 version of as has a few machine dependent options:

#### --32 | --64

Select the word size, either 32 bits or 64 bits. Selecting 32-bit implies Intel i386 architecture, while 64-bit implies AMD x86-64 architecture.

These options are only available with the ELF object file format, and require that the necessary BFD support has been included (on a 32-bit platform you have to add—enable-64-bit-bfd to configure enable 64-bit usage and use x86-64 as target platform).

- -n By default, x86 GAS replaces multiple nop instructions used for alignment within code sections with multi-byte nop instructions such as leal 0(% esi,1),% esi. This switch disables the optimization.
- --divide On SVR4-derived platforms, the character '/' is treated as a comment character, which means that it cannot be used in expressions. The '--divide' option turns '/' into a normal character. This does not disable '/' at the beginning of a line starting a comment, or affect using '#' for starting a comment.

### -march=CPU[+EXTENSION...]

This option specifies the target processor. The assembler will issue an error message if an attempt is made to assemble an instruction which will not execute on the target processor. The following processor names are recognized: i8086, i186, i286, i386, i486, i586, i686, pentium, pentiumpro, pentiumii, pentiumii, pentiumii, pentiumi, pentiumi,

In addition to the basic instruction set, the assembler can be told to accept various extension mnemonics. For example, -march=i686+sse4+vmx extends i686 with sse4 and vmx. The following extensions are currently supported: 8087, 287, 387, no87, mmx, nommx, sse, sse2, sse3, sse3, sse4.1, sse4.2, sse4, nosse, avx, noavx, vmx, smx, xsave, xsaveopt, aes, pclmul, fsgsbase, rdrnd, f16c, fma, movbe, ept, clflush, lwp, fma4, xop, syscall, rdtscp, 3dnow, 3dnowa, sse4a, sse5, svme, abm and padlock. Note that rather than extending a basic instruction set, the extension mnemonics starting with no revoke the respective functionality.

When the .arch directive is used with '-march', the .arch directive will take precedent.

#### -mtune=CPU

This option specifies a processor to optimize for. When used in conjunction with the '-march' option, only instructions of the processor specified by the '-march' option will be generated.

Valid CPU values are identical to the processor list of '-march=CPU'.

#### -msse2avx

This option specifies that the assembler should encode SSE instructions with VEX prefix.

#### -msse-check=none

-msse-check=warning

#### -msse-check=error

These options control if the assembler should check SSE intructions. '-msse-check=none' will make the assembler not to check SSE instructions, which is the default. '-msse-check=warning' will make the assembler issue a warning for any SSE intruction. '-msse-check=error' will make the assembler issue an error for any SSE intruction.

#### -mavxscalar=128

#### -mavxscalar=256

This options control how the assembler should encode scalar AVX instructions. '-mavxscalar=128' will encode scalar AVX instructions with 128bit vector length, which is the default. '-mavxscalar=256' will encode scalar AVX instructions with 256bit vector length.

#### -mmnemonic=att

#### -mmnemonic=intel

This option specifies instruction mnemonic for matching instructions. The .att\_mnemonic and .intel\_mnemonic directives will take precedent.

### -msyntax=att

### -msyntax=intel

This option specifies instruction syntax when processing instructions. The .att\_syntax and .intel\_syntax directives will take precedent.

### -mnaked-reg

This opetion specifies that registers don't require a '%' prefix. The .att\_syntax and .intel\_syntax directives will take precedent.

## 9.13.2 x86 specific Directives

### .lcomm symbol , length[, alignment]

Reserve length (an absolute expression) bytes for a local common denoted by symbol. The section and value of symbol are those of the new local common. The addresses are allocated in the bss section, so that at run-time the bytes start off zeroed. Since symbol is not declared global, it is normally not visible to ld. The optional third parameter, alignment, specifies the desired alignment of the symbol in the bss section.

This directive is only available for COFF based x86 targets.

# 9.13.3 AT&T Syntax versus Intel Syntax

as now supports assembly using Intel assembler syntax. .intel\_syntax selects Intel mode, and .att\_syntax switches back to the usual AT&T mode for compatibility with the output of gcc. Either of these directives may have an optional argument, prefix, or noprefix specifying whether registers require a '%' prefix. AT&T System V/386 assembler syntax is

quite different from Intel syntax. We mention these differences because almost all 80386 documents use Intel syntax. Notable differences between the two syntaxes are:

- AT&T immediate operands are preceded by '\$'; Intel immediate operands are undelimited (Intel 'push 4' is AT&T 'push1 \$4'). AT&T register operands are preceded by '%'; Intel register operands are undelimited. AT&T absolute (as opposed to PC relative) jump/call operands are prefixed by '\*'; they are undelimited in Intel syntax.
- AT&T and Intel syntax use the opposite order for source and destination operands. Intel 'add eax, 4' is 'addl \$4, %eax'. The 'source, dest' convention is maintained for compatibility with previous Unix assemblers. Note that 'bound', 'invlpga', and instructions with 2 immediate operands, such as the 'enter' instruction, do *not* have reversed order. Section 9.13.14 [i386-Bugs], page 146.
- In AT&T syntax the size of memory operands is determined from the last character of the instruction mnemonic. Mnemonic suffixes of 'b', 'w', '1' and 'q' specify byte (8-bit), word (16-bit), long (32-bit) and quadruple word (64-bit) memory references. Intel syntax accomplishes this by prefixing memory operands (not the instruction mnemonics) with 'byte ptr', 'word ptr', 'dword ptr' and 'qword ptr'. Thus, Intel 'mov al, byte ptr foo' is 'movb foo, %al' in AT&T syntax.
  - In 64-bit code, 'movabs' can be used to encode the 'mov' instruction with the 64-bit displacement or immediate operand.
- Immediate form long jumps and calls are 'lcall/ljmp \$section, \$offset' in AT&T syntax; the Intel syntax is 'call/jmp far section:offset'. Also, the far return instruction is 'lret \$stack-adjust' in AT&T syntax; Intel syntax is 'ret far stack-adjust'.
- The AT&T assembler does not provide support for multiple section programs. Unix style systems expect all programs to be single sections.

## 9.13.4 Instruction Naming

Instruction mnemonics are suffixed with one character modifiers which specify the size of operands. The letters 'b', 'w', 'l' and 'q' specify byte, word, long and quadruple word operands. If no suffix is specified by an instruction then as tries to fill in the missing suffix based on the destination register operand (the last one by convention). Thus, 'mov %ax, %bx' is equivalent to 'movw %ax, %bx'; also, 'mov \$1, %bx' is equivalent to 'movw \$1, bx'. Note that this is incompatible with the AT&T Unix assembler which assumes that a missing mnemonic suffix implies long operand size. (This incompatibility does not affect compiler output since compilers always explicitly specify the mnemonic suffix.)

Almost all instructions have the same names in AT&T and Intel format. There are a few exceptions. The sign extend and zero extend instructions need two sizes to specify them. They need a size to sign/zero extend from and a size to zero extend to. This is accomplished by using two instruction mnemonic suffixes in AT&T syntax. Base names for sign extend and zero extend are 'movs...' and 'movz...' in AT&T syntax ('movsx' and 'movzx' in Intel syntax). The instruction mnemonic suffixes are tacked on to this base name, the from suffix before the to suffix. Thus, 'movsbl %al, %edx' is AT&T syntax for "move sign extend from %al to %edx." Possible suffixes, thus, are 'bl' (from byte to long), 'bw' (from byte to word), 'wl' (from word to long), 'bq' (from byte to quadruple word), and 'lq' (from long to quadruple word).

Different encoding options can be specified via optional mnemonic suffix. '.s' suffix swaps 2 register operands in encoding when moving from one register to another.

The Intel-syntax conversion instructions

- 'cbw' sign-extend byte in '%al' to word in '%ax',
- 'cwde' sign-extend word in '%ax' to long in '%eax',
- 'cwd' sign-extend word in '%ax' to long in '%dx:%ax',
- 'cdq' sign-extend dword in '%eax' to quad in '%edx:%eax',
- 'cdqe' sign-extend dword in '%eax' to quad in '%rax' (x86-64 only),
- 'cqo' sign-extend quad in '%rax' to octuple in '%rdx: %rax' (x86-64 only),

are called 'cbtw', 'cwtl', 'cwtd', 'cltd', 'cltq', and 'cqto' in AT&T naming. as accepts either naming for these instructions.

Far call/jump instructions are 'lcall' and 'ljmp' in AT&T syntax, but are 'call far' and 'jump far' in Intel convention.

### 9.13.5 AT&T Mnemonic versus Intel Mnemonic

as supports assembly using Intel mnemonic. .intel\_mnemonic selects Intel mnemonic with Intel syntax, and .att\_mnemonic switches back to the usual AT&T mnemonic with AT&T syntax for compatibility with the output of gcc. Several x87 instructions, 'fadd', 'fdiv', 'fdivp', 'fdivr', 'fdivrp', 'fmul', 'fsub', 'fsubp', 'fsubr' and 'fsubrp', are implemented in AT&T System V/386 assembler with different mnemonics from those in Intel IA32 specification. gcc generates those instructions with AT&T mnemonic.

## 9.13.6 Register Naming

Register operands are always prefixed with '%'. The 80386 registers consist of

- the 8 32-bit registers '%eax' (the accumulator), '%ebx', '%ecx', '%edx', '%edi', '%esi', '%ebp' (the frame pointer), and '%esp' (the stack pointer).
- the 8 16-bit low-ends of these: '%ax', '%bx', '%cx', '%dx', '%di', '%si', '%bp', and '%sp'.
- the 8 8-bit registers: '%ah', '%al', '%bh', '%bl', '%ch', '%cl', '%dh', and '%dl' (These are the high-bytes and low-bytes of '%ax', '%bx', '%cx', and '%dx')
- the 6 section registers '%cs' (code section), '%ds' (data section), '%ss' (stack section), '%es', '%fs', and '%gs'.
- the 3 processor control registers '%cr0', '%cr2', and '%cr3'.
- the 6 debug registers '%db0', '%db1', '%db2', '%db3', '%db6', and '%db7'.
- the 2 test registers '%tr6' and '%tr7'.
- the 8 floating point register stack '%st' or equivalently '%st(0)', '%st(1)', '%st(2)', '%st(3)', '%st(4)', '%st(5)', '%st(6)', and '%st(7)'. These registers are overloaded by 8 MMX registers '%mm0', '%mm1', '%mm2', '%mm3', '%mm4', '%mm5', '%mm6' and '%mm7'.
- the 8 SSE registers registers '%xmm0', '%xmm1', '%xmm2', '%xmm3', '%xmm4', '%xmm5', '%xmm6' and '%xmm7'.

The AMD x86-64 architecture extends the register set by:

• enhancing the 8 32-bit registers to 64-bit: '%rax' (the accumulator), '%rbx', '%rcx', '%rdx', '%rdi', '%rsi', '%rbp' (the frame pointer), '%rsp' (the stack pointer)

- the 8 extended registers '%r8'-'%r15'.
- the 8 32-bit low ends of the extended registers: '%r8d'-'%r15d'
- the 8 16-bit low ends of the extended registers: '%r8w'-'%r15w'
- the 8 8-bit low ends of the extended registers: '%r8b'-'%r15b'
- the 4 8-bit registers: '%sil', '%dil', '%bpl', '%spl'.
- the 8 debug registers: '%db8'-'%db15'.
- the 8 SSE registers: '%xmm8'-'%xmm15'.

### 9.13.7 Instruction Prefixes

Instruction prefixes are used to modify the following instruction. They are used to repeat string instructions, to provide section overrides, to perform bus lock operations, and to change operand and address sizes. (Most instructions that normally operate on 32-bit operands will use 16-bit operands if the instruction has an "operand size" prefix.) Instruction prefixes are best written on the same line as the instruction they act upon. For example, the 'scas' (scan string) instruction is repeated with:

```
repne scas %es:(%edi),%al
```

You may also place prefixes on the lines immediately preceding the instruction, but this circumvents checks that as does with prefixes, and will not work with all prefixes.

Here is a list of instruction prefixes:

- Section override prefixes 'cs', 'ds', 'ss', 'es', 'fs', 'gs'. These are automatically added by specifying using the section:memory-operand form for memory references.
- Operand/Address size prefixes 'data16' and 'addr16' change 32-bit operands/addresses into 16-bit operands/addresses, while 'data32' and 'addr32' change 16-bit ones (in a .code16 section) into 32-bit operands/addresses. These prefixes must appear on the same line of code as the instruction they modify. For example, in a 16-bit .code16 section, you might write:

```
addr32 jmpl *(%ebx)
```

- The bus lock prefix 'lock' inhibits interrupts during execution of the instruction it precedes. (This is only valid with certain instructions; see a 80386 manual for details).
- The wait for coprocessor prefix 'wait' waits for the coprocessor to complete the current instruction. This should never be needed for the 80386/80387 combination.
- The 'rep', 'repe', and 'repne' prefixes are added to string instructions to make them repeat '%ecx' times ('%cx' times if the current address size is 16-bits).
- The 'rex' family of prefixes is used by x86-64 to encode extensions to i386 instruction set. The 'rex' prefix has four bits an operand size overwrite (64) used to change operand size from 32-bit to 64-bit and X, Y and Z extensions bits used to extend the register set.

You may write the 'rex' prefixes directly. The 'rex64xyz' instruction emits 'rex' prefix with all the bits set. By omitting the 64, x, y or z you may write other prefixes as well. Normally, there is no need to write the prefixes explicitly, since gas will automatically generate them based on the instruction operands.

## 9.13.8 Memory References

An Intel syntax indirect memory reference of the form

section:[base + index\*scale + disp]

is translated into the AT&T syntax

section:disp(base, index, scale)

where base and index are the optional 32-bit base and index registers, disp is the optional displacement, and scale, taking the values 1, 2, 4, and 8, multiplies index to calculate the address of the operand. If no scale is specified, scale is taken to be 1. section specifies the optional section register for the memory operand, and may override the default section register (see a 80386 manual for section register defaults). Note that section overrides in AT&T syntax must be preceded by a '%'. If you specify a section override which coincides with the default section register, as does not output any section register override prefixes to assemble the given instruction. Thus, section overrides can be specified to emphasize which section register is used for a given memory operand.

Here are some examples of Intel and AT&T style memory references:

AT&T: '-4(%ebp)', Intel: '[ebp - 4]'

base is '%ebp'; disp is '-4'. section is missing, and the default section is used ('%ss' for addressing with '%ebp' as the base register). index, scale are both missing.

AT&T: 'foo(,%eax,4)', Intel: '[foo + eax\*4]'

index is '%eax' (scaled by a scale 4); disp is 'foo'. All other fields are missing. The section register here defaults to '%ds'.

AT&T: 'foo(,1)'; Intel '[foo]'

This uses the value pointed to by 'foo' as a memory operand. Note that base and index are both missing, but there is only one ','. This is a syntactic exception.

AT&T: '%gs:foo'; Intel 'gs:foo'

This selects the contents of the variable 'foo' with section register section being '%gs'.

Absolute (as opposed to PC relative) call and jump operands must be prefixed with '\*'. If no '\*' is specified, as always chooses PC relative addressing for jump/call labels.

Any instruction that has a memory operand, but no register operand, *must* specify its size (byte, word, long, or quadruple) with an instruction mnemonic suffix ('b', 'w', 'l' or 'q', respectively).

The x86-64 architecture adds an RIP (instruction pointer relative) addressing. This addressing mode is specified by using 'rip' as a base register. Only constant offsets are valid. For example:

AT&T: '1234(%rip)', Intel: '[rip + 1234]'

Points to the address 1234 bytes past the end of the current instruction.

AT&T: 'symbol(%rip)', Intel: '[rip + symbol]'

Points to the symbol in RIP relative way, this is shorter than the default absolute addressing.

Other addressing modes remain unchanged in x86-64 architecture, except registers used are 64-bit instead of 32-bit.

## 9.13.9 Handling of Jump Instructions

Jump instructions are always optimized to use the smallest possible displacements. This is accomplished by using byte (8-bit) displacement jumps whenever the target is sufficiently close. If a byte displacement is insufficient a long displacement is used. We do not support word (16-bit) displacement jumps in 32-bit mode (i.e. prefixing the jump instruction with the 'data16' instruction prefix), since the 80386 insists upon masking '%eip' to 16 bits after the word displacement is added. (See also see Section 9.13.15 [i386-Arch], page 146)

Note that the 'jcxz', 'jecxz', 'loop', 'loopz', 'loope', 'loopnz' and 'loopne' instructions only come in byte displacements, so that if you use these instructions (gcc does not use them) you may get an error message (and incorrect code). The AT&T 80386 assembler tries to get around this problem by expanding 'jcxz foo' to

```
jcxz cx_zero
jmp cx_nonzero
cx_zero: jmp foo
cx_nonzero:
```

## 9.13.10 Floating Point

All 80387 floating point types except packed BCD are supported. (BCD support may be added without much difficulty). These data types are 16-, 32-, and 64- bit integers, and single (32-bit), double (64-bit), and extended (80-bit) precision floating point. Each supported type has an instruction mnemonic suffix and a constructor associated with it. Instruction mnemonic suffixes specify the operand's data type. Constructors build these data types into memory.

- Floating point constructors are '.float' or '.single', '.double', and '.tfloat' for 32-, 64-, and 80-bit formats. These correspond to instruction mnemonic suffixes 's', '1', and 't'. 't' stands for 80-bit (ten byte) real. The 80387 only supports this format via the 'fldt' (load 80-bit real to stack top) and 'fstpt' (store 80-bit real and pop stack) instructions.
- Integer constructors are '.word', '.long' or '.int', and '.quad' for the 16-, 32-, and 64-bit integer formats. The corresponding instruction mnemonic suffixes are 's' (single), '1' (long), and 'q' (quad). As with the 80-bit real format, the 64-bit 'q' format is only present in the 'fildq' (load quad integer to stack top) and 'fistpq' (store quad integer and pop stack) instructions.

Register to register operations should not use instruction mnemonic suffixes. 'fstl %st, %st(1)' will give a warning, and be assembled as if you wrote 'fst %st, %st(1)', since all register to register operations use 80-bit floating point operands. (Contrast this with 'fstl %st, mem', which converts '%st' from 80-bit to 64-bit floating point format, then stores the result in the 4 byte location 'mem')

### 9.13.11 Intel's MMX and AMD's 3DNow! SIMD Operations

as supports Intel's MMX instruction set (SIMD instructions for integer data), available on Intel's Pentium MMX processors and Pentium II processors, AMD's K6 and K6-2 processors, Cyrix' M2 processor, and probably others. It also supports AMD's 3DNow! instruction

set (SIMD instructions for 32-bit floating point data) available on AMD's K6-2 processor and possibly others in the future.

Currently, as does not support Intel's floating point SIMD, Katmai (KNI).

The eight 64-bit MMX operands, also used by 3DNow!, are called '%mm0', '%mm1', ... '%mm7'. They contain eight 8-bit integers, four 16-bit integers, two 32-bit integers, one 64-bit integer, or two 32-bit floating point values. The MMX registers cannot be used at the same time as the floating point stack.

See Intel and AMD documentation, keeping in mind that the operand order in instructions is reversed from the Intel syntax.

## 9.13.12 AMD's Lightweight Profiling Instructions

as supports AMD's Lightweight Profiling (LWP) instruction set, available on AMD's Family 15h (Orochi) processors.

LWP enables applications to collect and manage performance data, and react to performance events. The collection of performance data requires no context switches. LWP runs in the context of a thread and so several counters can be used independently across multiple threads. LWP can be used in both 64-bit and legacy 32-bit modes.

For detailed information on the LWP instruction set, see the AMD Lightweight Profiling Specification available at Lightweight Profiling Specification.

## 9.13.13 Writing 16-bit Code

While as normally writes only "pure" 32-bit i386 code or 64-bit x86-64 code depending on the default configuration, it also supports writing code to run in real mode or in 16-bit protected mode code segments. To do this, put a '.code16' or '.code16gcc' directive before the assembly language instructions to be run in 16-bit mode. You can switch as to writing 32-bit code with the '.code32' directive or 64-bit code with the '.code64' directive.

'.code16gcc' provides experimental support for generating 16-bit code from gcc, and differs from '.code16' in that 'call', 'ret', 'enter', 'leave', 'push', 'pop', 'pusha', 'popa', 'pushf', and 'popf' instructions default to 32-bit size. This is so that the stack pointer is manipulated in the same way over function calls, allowing access to function parameters at the same stack offsets as in 32-bit mode. '.code16gcc' also automatically adds address size prefixes where necessary to use the 32-bit addressing modes that gcc generates.

The code which as generates in 16-bit mode will not necessarily run on a 16-bit pre-80386 processor. To write code that runs on such a processor, you must refrain from using any 32-bit constructs which require as to output address or operand size prefixes.

Note that writing 16-bit code instructions by explicitly specifying a prefix or an instruction mnemonic suffix within a 32-bit code section generates different machine instructions than those generated for a 16-bit code segment. In a 32-bit code section, the following code generates the machine opcode bytes '66 6a 04', which pushes the value '4' onto the stack, decrementing '%esp' by 2.

### pushw \$4

The same code in a 16-bit code section would generate the machine opcode bytes '6a 04' (i.e., without the operand size prefix), which is correct since the processor default operand size is assumed to be 16 bits in a 16-bit code section.

## 9.13.14 AT&T Syntax bugs

The UnixWare assembler, and probably other AT&T derived ix86 Unix assemblers, generate floating point instructions with reversed source and destination registers in certain cases. Unfortunately, gcc and possibly many other programs use this reversed syntax, so we're stuck with it.

```
For example fsub %st,%st(3)
```

results in '%st(3)' being updated to '%st - %st(3)' rather than the expected '%st(3) - %st'. This happens with all the non-commutative arithmetic floating point operations with two register operands where the source register is '%st' and the destination register is '%st(i)'.

## 9.13.15 Specifying CPU Architecture

as may be told to assemble for a particular CPU (sub-)architecture with the .arch cpu\_type directive. This directive enables a warning when gas detects an instruction that is not supported on the CPU specified. The choices for cpu\_type are:

'i8086'	'i186'	'i286'	'i386'
'i486'	'i586'	'i686'	'pentium'
'pentiumpro'	'pentiumii'	'pentiumiii'	'pentium4'
'prescott'	'nocona'	'core'	'core2'
'corei7'	'l1om'		
'k6'	'k6_2'	'athlon'	'k8'
'amdfam10'	'bdver1'		
'generic32'	'generic64'		
'.mmx'	'.sse'	'.sse2'	'.sse3'
'.ssse3'	'.sse4.1'	'.sse4.2'	'.sse4'
'.avx'	'.vmx'	'.smx'	'.ept'
'.clflush'	'.movbe'	'.xsave'	`.xsaveopt"
'.aes'	'.pclmul'	'.fma'	'.fsgsbase'
'.rdrnd'	'.f16c'		
'.3dnow'	'.3dnowa'	'.sse4a'	'.sse5'
'.syscall'	'.rdtscp'	'.svme'	'.abm'
'.lwp'	'.fma4'	'.xop'	
'.padlock'			

Apart from the warning, there are only two other effects on as operation; Firstly, if you specify a CPU other than 'i486', then shift by one instructions such as 'sarl \$1, 'keax' will automatically use a two byte opcode sequence. The larger three byte opcode sequence is used on the 486 (and when no architecture is specified) because it executes faster on the 486. Note that you can explicitly request the two byte opcode by writing 'sarl 'keax'. Secondly, if you specify 'i8086', 'i186', or 'i286', and '.code16' or '.code16gcc' then byte offset conditional jumps will be promoted when necessary to a two instruction sequence consisting of a conditional jump of the opposite sense around an unconditional jump to the target.

Following the CPU architecture (but not a sub-architecture, which are those starting with a dot), you may specify 'jumps' or 'nojumps' to control automatic promotion of conditional

jumps. 'jumps' is the default, and enables jump promotion; All external jumps will be of the long variety, and file-local jumps will be promoted as necessary. (see Section 9.13.9 [i386-Jumps], page 144) 'nojumps' leaves external conditional jumps as byte offset jumps, and warns about file-local conditional jumps that as promotes. Unconditional jumps are treated as for 'jumps'.

For example .arch i8086,nojumps

### 9.13.16 Notes

There is some trickery concerning the 'mul' and 'imul' instructions that deserves mention. The 16-, 32-, 64- and 128-bit expanding multiplies (base opcode '0xf6'; extension 4 for 'mul' and 5 for 'imul') can be output only in the one operand form. Thus, 'imul %ebx, 'eax' does not select the expanding multiply; the expanding multiply would clobber the '%edx' register, and this would confuse gcc output. Use 'imul %ebx' to get the 64-bit product in '%edx: \*eax'.

We have added a two operand form of 'imul' when the first operand is an immediate mode expression and the second operand is a register. This is just a shorthand, so that, multiplying '%eax' by 69, for example, can be done with 'imul \$69, %eax' rather than 'imul \$69, %eax, %eax'.

## 9.14 Intel i860 Dependent Features

### 9.14.1 i860 Notes

This is a fairly complete i860 assembler which is compatible with the UNIX System V/860 Release 4 assembler. However, it does not currently support SVR4 PIC (i.e., @GOT, @GOTOFF, @PLT).

Like the SVR4/860 assembler, the output object format is ELF32. Currently, this is the only supported object format. If there is sufficient interest, other formats such as COFF may be implemented.

Both the Intel and AT&T/SVR4 syntaxes are supported, with the latter being the default. One difference is that AT&T syntax requires the '%' prefix on register names while Intel syntax does not. Another difference is in the specification of relocatable expressions. The Intel syntax is ha%expression whereas the SVR4 syntax is [expression]@ha (and similarly for the "l" and "h" selectors).

## 9.14.2 i860 Command-line Options

## 9.14.2.1 SVR4 compatibility options

-V Print assembler version.

-Qy Ignored.

-Qn Ignored.

# 9.14.2.2 Other options

-EL Select little endian output (this is the default).

-EB Select big endian output. Note that the i860 always reads instructions as little endian data, so this option only effects data and not instructions.

### -mwarn-expand

Emit a warning message if any pseudo-instruction expansions occurred. For example, a or instruction with an immediate larger than 16-bits will be expanded into two instructions. This is a very undesirable feature to rely on, so this flag can help detect any code where it happens. One use of it, for instance, has been to find and eliminate any place where gcc may emit these pseudo-instructions.

-mxp Enable support for the i860XP instructions and control registers. By default, this option is disabled so that only the base instruction set (i.e., i860XR) is supported.

### -mintel-syntax

The i860 assembler defaults to AT&T/SVR4 syntax. This option enables the Intel syntax.

## 9.14.3 i860 Machine Directives

.dual Enter dual instruction mode. While this directive is supported, the preferred way to use dual instruction mode is to explicitly code the dual bit with the d. prefix.

.enddual Exit dual instruction mode. While this directive is supported, the preferred way to use dual instruction mode is to explicitly code the dual bit with the d. prefix.

.atmp Change the temporary register used when expanding pseudo operations. The default register is r31.

The .dual, .enddual, and .atmp directives are available only in the Intel syntax mode. Both syntaxes allow for the standard .align directive. However, the Intel syntax additionally allows keywords for the alignment parameter: ".align type", where 'type' is one of .short, .long, .quad, .single, .double representing alignments of 2, 4, 16, 4, and 8, respectively.

## 9.14.4 i860 Opcodes

All of the Intel i860XR and i860XP machine instructions are supported. Please see either i860 Microprocessor Programmer's Reference Manual or i860 Microprocessor Architecture for more information.

## 9.14.4.1 Other instruction support (pseudo-instructions)

For compatibility with some other i860 assemblers, a number of pseudo-instructions are supported. While these are supported, they are a very undesirable feature that should be avoided – in particular, when they result in an expansion to multiple actual i860 instructions. Below are the pseudo-instructions that result in expansions.

• Load large immediate into general register:

The pseudo-instruction mov imm, %rn (where the immediate does not fit within a signed 16-bit field) will be expanded into:

```
orh large_imm@h,%r0,%rn
or large_imm@l,%rn,%rn
```

• Load/store with relocatable address expression:

For example, the pseudo-instruction ld.b addr\_exp(%rx), %rn will be expanded into:
 orh addr\_exp@ha, %rx, %r31
 ld.l addr\_exp@l(%r31), %rn

The analogous expansions apply to ld.x, st.x, fld.x, pfld.x, fst.x, and pst.x as well.

• Signed large immediate with add/subtract:

If any of the arithmetic operations adds, addu, subs, subu are used with an immediate larger than 16-bits (signed), then they will be expanded. For instance, the pseudo-instruction adds large\_imm, %rx, %rn expands to:

```
orh large_imm@h,%r0,%r31
or large_imm@l,%r31,%r31
adds %r31,%rx,%rn
```

• Unsigned large immediate with logical operations:

Logical operations (or, andnot, or, xor) also result in expansions. The pseudo-instruction or large\_imm, %rx, %rn results in:

```
orh large_imm@h,%rx,%r31
or large_imm@l,%r31,%rn
```

Similarly for the others, except for and which expands to:

andnot (-1 - large\_imm)@h,%rx,%r31
andnot (-1 - large\_imm)@l,%r31,%rn

# 9.15 Intel 80960 Dependent Features

## 9.15.1 i960 Command-line Options

```
-ACA | -ACA_A | -ACB | -ACC | -AKA | -AKB | -AKC | -AMC
```

Select the 80960 architecture. Instructions or features not supported by the selected architecture cause fatal errors.

'-ACA' is equivalent to '-ACA\_A'; '-AKC' is equivalent to '-AMC'. Synonyms are provided for compatibility with other tools.

If you do not specify any of these options, as generates code for any instruction or feature that is supported by *some* version of the 960 (even if this means mixing architectures!). In principle, as attempts to deduce the minimal sufficient processor type if none is specified; depending on the object code format, the processor type may be recorded in the object file. If it is critical that the as output match a specific architecture, specify that architecture explicitly.

Add code to collect information about conditional branches taken, for later optimization using branch prediction bits. (The conditional branch instructions have branch prediction bits in the CA, CB, and CC architectures.) If BR represents a conditional branch instruction, the following represents the code generated by the assembler when '-b' is specified:

```
call increment routine
.word 0 # pre-counter
Label: BR
call increment routine
.word 0 # post-counter
```

The counter following a branch records the number of times that branch was not taken; the difference between the two counters is the number of times the branch was taken.

A table of every such Label is also generated, so that the external postprocessor gbr960 (supplied by Intel) can locate all the counters. This table is always labeled '\_\_BRANCH\_TABLE\_\_'; this is a local symbol to permit collecting statistics for many separate object files. The table is word aligned, and begins with a two-word header. The first word, initialized to 0, is used in maintaining linked lists of branch tables. The second word is a count of the number of entries in the table, which follow immediately: each is a word, pointing to one of the labels illustrated above.



The first word of the header is used to locate multiple branch tables, since each object file may contain one. Normally the links are maintained with a call to an initialization routine, placed at the beginning of each function in the file. The GNU C compiler generates these calls automatically when you give it a '-b' option. For further details, see the documentation of 'gbr960'.

#### -no-relax

Normally, Compare-and-Branch instructions with targets that require displacements greater than 13 bits (or that have external targets) are replaced with the corresponding compare (or 'chkbit') and branch instructions. You can use the '-no-relax' option to specify that as should generate errors instead, if the target displacement is larger than 13 bits.

This option does not affect the Compare-and-Jump instructions; the code emitted for them is *always* adjusted when necessary (depending on displacement size), regardless of whether you use '-no-relax'.

## 9.15.2 Floating Point

as generates IEEE floating-point numbers for the directives '.float', '.double', '.extended', and '.single'.

### 9.15.3 i960 Machine Directives

### .bss symbol, length, align

Reserve *length* bytes in the bss section for a local *symbol*, aligned to the power of two specified by *align*. *length* and *align* must be positive absolute expressions. This directive differs from '.lcomm' only in that it permits you to specify an alignment. See Section 7.67 [.lcomm], page 57.

#### .extended flonums

.extended expects zero or more flonums, separated by commas; for each flonum, '.extended' emits an IEEE extended-format (80-bit) floating-point number.

### .leafproc call-lab, bal-lab

You can use the '.leafproc' directive in conjunction with the optimized callj instruction to enable faster calls of leaf procedures. If a procedure is known to call no other procedures, you may define an entry point that skips procedure prolog code (and that does not depend on system-supplied saved context), and declare it as the *bal-lab* using '.leafproc'. If the procedure also has an entry point that goes through the normal prolog, you can specify that entry point as *call-lab*.

A '.leafproc' declaration is meant for use in conjunction with the optimized call instruction 'callj'; the directive records the data needed later to choose between converting the 'callj' into a bal or a call.

call-lab is optional; if only one argument is present, or if the two arguments are identical, the single argument is assumed to be the bal entry point.

### .sysproc name, index

The '.sysproc' directive defines a name for a system procedure. After you define it using '.sysproc', you can use *name* to refer to the system procedure identified by *index* when calling procedures with the optimized call instruction 'callj'.

Both arguments are required; index must be between 0 and 31 (inclusive).

## 9.15.4 i960 Opcodes

All Intel 960 machine instructions are supported; see Section 9.15.1 [i960 Command-line Options], page 151 for a discussion of selecting the instruction subset for a particular 960 architecture.

Some opcodes are processed beyond simply emitting a single corresponding instruction: 'callj', and Compare-and-Branch or Compare-and-Jump instructions with target displacements larger than 13 bits.

## 9.15.4.1 callj

You can write callj to have the assembler or the linker determine the most appropriate form of subroutine call: 'call', 'bal', or 'calls'. If the assembly source contains enough information—a '.leafproc' or '.sysproc' directive defining the operand—then as translates the callj; if not, it simply emits the callj, leaving it for the linker to resolve.

## 9.15.4.2 Compare-and-Branch

The 960 architectures provide combined Compare-and-Branch instructions that permit you to store the branch target in the lower 13 bits of the instruction word itself. However, if you specify a branch target far enough away that its address won't fit in 13 bits, the assembler can either issue an error, or convert your Compare-and-Branch instruction into separate instructions to do the compare and the branch.

Whether as gives an error or expands the instruction depends on two choices you can make: whether you use the '-no-relax' option, and whether you use a "Compare and Branch" instruction or a "Compare and Jump" instruction. The "Jump" instructions are always expanded if necessary; the "Branch" instructions are expanded when necessary unless you specify -no-relax—in which case as gives an error instead.

These are the Compare-and-Branch instructions, their "Jump" variants, and the instruction pairs they may expand into:

Compare and		
Branch	Jump	Expanded to
bbc		chkbit; bno
bbs		chkbit; bo
cmpibe	cmpije	cmpi; be
cmpibg	cmpijg	cmpi; bg
cmpibge	cmpijge	cmpi; bge
cmpibl	${\tt cmpijl}$	cmpi; bl
cmpible	cmpijle	cmpi; ble
cmpibno	${\tt cmpijno}$	cmpi; bno
cmpibne	${\tt cmpijne}$	cmpi; bne
cmpibo	cmpijo	cmpi; bo
cmpobe	cmpoje	cmpo; be
cmpobg	${\tt cmpojg}$	cmpo; bg
cmpobge	cmpojge	cmpo; bge
cmpobl	${\tt cmpojl}$	cmpo; bl
cmpoble	${\tt cmpojle}$	cmpo; ble

cmpobne cmpojne cmpo; bne

# 9.16 IA-64 Dependent Features

## 9.16.1 Options

'-mconstant-gp'

This option instructs the assembler to mark the resulting object file as using the "constant GP" model. With this model, it is assumed that the entire program uses a single global pointer (GP) value. Note that this option does not in any fashion affect the machine code emitted by the assembler. All it does is turn on the EF\_IA\_64\_CONS\_GP flag in the ELF file header.

'-mauto-pic'

This option instructs the assembler to mark the resulting object file as using the "constant GP without function descriptor" data model. This model is like the "constant GP" model, except that it additionally does away with function descriptors. What this means is that the address of a function refers directly to the function's code entry-point. Normally, such an address would refer to a function descriptor, which contains both the code entry-point and the GP-value needed by the function. Note that this option does not in any fashion affect the machine code emitted by the assembler. All it does is turn on the EF\_IA\_64\_NOFUNCDESC\_CONS\_GP flag in the ELF file header.

'-milp32'

'-milp64'

'-mlp64'

'-mp64' These options select the data model. The assembler defaults to -mlp64 (LP64 data model).

'-mle'
'-mbe'

These options select the byte order. The -mle option selects little-endian byte order (default) and -mbe selects big-endian byte order. Note that IA-64 machine code always uses little-endian byte order.

'-mtune=itanium1'

'-mtune=itanium2'

Tune for a particular IA-64 CPU, itanium1 or itanium2. The default is itanium2.

'-munwind-check=warning'

'-munwind-check=error'

These options control what the assembler will do when performing consistency checks on unwind directives. -munwind-check=warning will make the assembler issue a warning when an unwind directive check fails. This is the default. -munwind-check=error will make the assembler issue an error when an unwind directive check fails.

'-mhint.b=ok'

'-mhint.b=warning'

'-mhint.b=error'

These options control what the assembler will do when the 'hint.b' instruction is used. -mhint.b=ok will make the assembler accept 'hint.b'.

-mint.b=warning will make the assembler issue a warning when 'hint.b' is used. -mhint.b=error will make the assembler treat 'hint.b' as an error, which is the default.

`-x"

'-xexplicit'

These options turn on dependency violation checking.

'-xauto' This option instructs the assembler to automatically insert stop bits where necessary to remove dependency violations. This is the default mode.

'-xnone' This option turns off dependency violation checking.

'-xdebug' This turns on debug output intended to help tracking down bugs in the dependency violation checker.

'-xdebugn'

This is a shortcut for -xnone -xdebug.

'-xdebugx'

This is a shortcut for -xexplicit -xdebug.

## 9.16.2 Syntax

The assembler syntax closely follows the IA-64 Assembly Language Reference Guide.

## 9.16.2.1 Special Characters

'//' is the line comment token.

';' can be used instead of a newline to separate statements.

## 9.16.2.2 Register Names

The 128 integer registers are referred to as 'rn'. The 128 floating-point registers are referred to as 'fn'. The 128 application registers are referred to as 'arn'. The 128 control registers are referred to as 'crn'. The 64 one-bit predicate registers are referred to as 'pn'. The 8 branch registers are referred to as 'bn'. In addition, the assembler defines a number of aliases: 'gp' ('r1'), 'sp' ('r12'), 'rp' ('b0'), 'ret0' ('r8'), 'ret1' ('r9'), 'ret2' ('r10'), 'ret3' ('r9'), 'fargn' ('f8+n'), and 'fretn' ('f8+n').

For convenience, the assembler also defines aliases for all named application and control registers. For example, 'ar.bsp' refers to the register backing store pointer ('ar17'). Similarly, 'cr.eoi' refers to the end-of-interrupt register ('cr67').

## 9.16.2.3 IA-64 Processor-Status-Register (PSR) Bit Names

The assembler defines bit masks for each of the bits in the IA-64 processor status register. For example, 'psr.ic' corresponds to a value of 0x2000. These masks are primarily intended for use with the 'ssm'/'sum' and 'rsm'/'rum' instructions, but they can be used anywhere else where an integer constant is expected.

### 9.16.2.4 Relocations

In addition to the standard IA-64 relocations, the following relocations are implemented by as:

### @slotcount(V)

Convert the address offset V into a slot count. This pseudo function is available only on VMS. The expression V must be known at assembly time: it can't reference undefined symbols or symbols in different sections.

# **9.16.3** Opcodes

For detailed information on the IA-64 machine instruction set, see the IA-64 Assembly Language Reference Guide available at

http://developer.intel.com/design/itanium/arch\_spec.htm

# 9.17 IP2K Dependent Features

# **9.17.1 IP2K Options**

The Ubicom IP2K version of as has a few machine dependent options:

### -mip2022ext

as can assemble the extended IP2022 instructions, but it will only do so if this is specifically allowed via this command line option.

-mip2022 This option restores the assembler's default behaviour of not permitting the extended IP2022 instructions to be assembled.

# 9.18 LM32 Dependent Features

## **9.18.1 Options**

### -mmultiply-enabled

Enable multiply instructions.

### -mdivide-enabled

Enable divide instructions.

### -mbarrel-shift-enabled

Enable barrel-shift instructions.

## -msign-extend-enabled

Enable sign extend instructions.

### -muser-enabled

Enable user defined instructions.

#### -micache-enabled

Enable instruction cache related CSRs.

#### -mdcache-enabled

Enable data cache related CSRs.

#### -mbreak-enabled

Enable break instructions.

### -mall-enabled

Enable all instructions and CSRs.

## 9.18.2 Syntax

# 9.18.2.1 Register Names

LM32 has 32 x 32-bit general purpose registers 'r0', 'r1', ... 'r31'.

The following aliases are defined: 'gp' - 'r26', 'fp' - 'r27', 'sp' - 'r28', 'ra' - 'r29', 'ea' - 'r30', 'ba' - 'r31'.

LM32 has the following Control and Status Registers (CSRs).

IE Interrupt enable.

IM Interrupt mask.

IP Interrupt pending.

ICC Instruction cache control.

DCC Data cache control.

CC Cycle counter.

CFG Configuration.

EBA Exception base address.

DC Debug control.

DEBA	Debug exception base address.
JTX	JTAG transmit.
JRX	JTAG receive.
BP0	Breakpoint 0.
BP1	Breakpoint 1.
BP2	Breakpoint 2.
BP3	Breakpoint 3.
WPO	Watchpoint 0.
WP1	Watchpoint 1.
WP2	Watchpoint 2.
WP3	Watchpoint 3.

## 9.18.2.2 Relocatable Expression Modifiers

The assembler supports several modifiers when using relocatable addresses in LM32 instruction operands. The general syntax is the following:

```
modifier(relocatable-expression)
```

10

This modifier allows you to use bits 0 through 15 of an address expression as 16 bit relocatable expression.

hi

This modifier allows you to use bits 16 through 23 of an address expression as 16 bit relocatable expression.

For example

```
ori r4, r4, lo(sym+10)
orhi r4, r4, hi(sym+10)
```

gp

This modified creates a 16-bit relocatable expression that is the offset of the symbol from the global pointer.

```
mva r4, gp(sym)
```

got

This modifier places a symbol in the GOT and creates a 16-bit relocatable expression that is the offset into the GOT of this symbol.

```
lw r4, (gp+got(sym))
```

### gotofflo16

This modifier allows you to use the bits 0 through 15 of an address which is an offset from the GOT.

### gotoffhi16

This modifier allows you to use the bits 16 through 31 of an address which is an offset from the GOT.

```
orhi r4, r4, gotoffhi16(lsym) addi r4, r4, gotofflo16(lsym)
```

# **9.18.3** Opcodes

For detailed information on the LM32 machine instruction set, see http://www.latticesemi.com/products/inas implements all the standard LM32 opcodes.

# 9.19 M32C Dependent Features

as can assemble code for several different members of the Renesas M32C family. Normally the default is to assemble code for the M16C microprocessor. The -m32c option may be used to change the default to the M32C microprocessor.

## 9.19.1 M32C Options

The Renesas M32C version of as has these machine-dependent options:

-m32c Assemble M32C instructions.

-m16c Assemble M16C instructions (default).

-relax Enable support for link-time relaxations.

-h-tick-hex

Support H'00 style hex constants in addition to 0x00 style.

## 9.19.2 Symbolic Operand Modifiers

The assembler supports several modifiers when using symbol addresses in M32C instruction operands. The general syntax is the following:

```
%modifier(symbol)
```

%dsp8 %dsp16

These modifiers override the assembler's assumptions about how big a symbol's address is. Normally, when it sees an operand like 'sym[a0]' it assumes 'sym' may require the widest displacement field (16 bits for '-m16c', 24 bits for '-m32c'). These modifiers tell it to assume the address will fit in an 8 or 16 bit (respectively) unsigned displacement. Note that, of course, if it doesn't actually fit you will get linker errors. Example:

```
mov.w %dsp8(sym)[a0],r1
mov.b #0,%dsp8(sym)[a0]
```

%hi8

This modifier allows you to load bits 16 through 23 of a 24 bit address into an 8 bit register. This is useful with, for example, the M16C 'smovf' instruction, which expects a 20 bit address in 'r1h' and 'a0'. Example:

```
mov.b #%hi8(sym),r1h
mov.w #%lo16(sym),a0
smovf.b
```

%lo16

Likewise, this modifier allows you to load bits 0 through 15 of a 24 bit address into a 16 bit register.

%hi16

This modifier allows you to load bits 16 through 31 of a 32 bit address into a 16 bit register. While the M32C family only has 24 bits of address space, it does support addresses in pairs of 16 bit registers (like 'a1a0' for the 'lde' instruction). This modifier is for loading the upper half in such cases. Example:

```
mov.w #%hi16(sym),a1
mov.w #%lo16(sym),a0
...
lde.w [a1a0],r1
```

# 9.20 M32R Dependent Features

## 9.20.1 M32R Options

The Renease M32R version of as has a few machine dependent options:

-m32rx as can assemble code for several different members of the Renesas M32R family. Normally the default is to assemble code for the M32R microprocessor. This option may be used to change the default to the M32RX microprocessor, which adds some more instructions to the basic M32R instruction set, and some additional parameters to some of the original instructions.

-m32r2 This option changes the target processor to the M32R2 microprocessor.

-m32r This option can be used to restore the assembler's default behaviour of assembling for the M32R microprocessor. This can be useful if the default has been changed by a previous command line option.

-little This option tells the assembler to produce little-endian code and data. The default is dependent upon how the toolchain was configured.

-EL This is a synonym for -little.

-big This option tells the assembler to produce big-endian code and data.

-EB This is a synonum for -big.

-KPIC This option specifies that the output of the assembler should be marked as position-independent code (PIC).

#### -parallel

This option tells the assembler to attempts to combine two sequential instructions into a single, parallel instruction, where it is legal to do so.

#### -no-parallel

This option disables a previously enabled *-parallel* option.

#### -no-bitinst

This option disables the support for the extended bit-field instructions provided by the M32R2. If this support needs to be re-enabled the *-bitinst* switch can be used to restore it.

-0 This option tells the assembler to attempt to optimize the instructions that it produces. This includes filling delay slots and converting sequential instructions into parallel ones. This option implies *-parallel*.

### -warn-explicit-parallel-conflicts

Instructs as to produce warning messages when questionable parallel instructions are encountered. This option is enabled by default, but gcc disables it when it invokes as directly. Questionable instructions are those whose behaviour would be different if they were executed sequentially. For example the code fragment 'mv r1, r2 || mv r3, r1' produces a different result from 'mv r1, r2 \n mv r3, r1' since the former moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1 and r3.

-Wp This is a shorter synonym for the -warn-explicit-parallel-conflicts option.

### -no-warn-explicit-parallel-conflicts

Instructs as not to produce warning messages when questionable parallel instructions are encountered.

-Wnp This is a shorter synonym for the -no-warn-explicit-parallel-conflicts option.

### -ignore-parallel-conflicts

This option tells the assembler's to stop checking parallel instructions for constraint violations. This ability is provided for hardware vendors testing chip designs and should not be used under normal circumstances.

### -no-ignore-parallel-conflicts

This option restores the assembler's default behaviour of checking parallel instructions to detect constraint violations.

-Ip This is a shorter synonym for the *-ignore-parallel-conflicts* option.

-nIp This is a shorter synonym for the -no-ignore-parallel-conflicts option.

### -warn-unmatched-high

This option tells the assembler to produce a warning message if a .high pseudo op is encountered without a matching .low pseudo op. The presence of such an unmatched pseudo op usually indicates a programming error.

### -no-warn-unmatched-high

Disables a previously enabled -warn-unmatched-high option.

-Wuh This is a shorter synonym for the -warn-unmatched-high option.

-Wnuh This is a shorter synonym for the *-no-warn-unmatched-high* option.

### 9.20.2 M32R Directives

The Renease M32R version of as has a few architecture specific directives:

### low expression

The low directive computes the value of its expression and places the lower 16-bits of the result into the immediate-field of the instruction. For example:

```
or3 r0, r0, \#low(0x12345678); compute r0 = r0 | 0x5678 add3, r0, r0, \#low(fred); compute r0 = r0 + low 16-bits of address of fred
```

### high expression

The high directive computes the value of its expression and places the upper 16-bits of the result into the immediate-field of the instruction. For example:

```
seth r0, \#high(0x12345678); compute r0 = 0x12340000 seth, r0, \#high(fred); compute r0 = upper 16-bits of address of fred
```

### shigh expression

The shigh directive is very similar to the high directive. It also computes the value of its expression and places the upper 16-bits of the result into the immediate-field of the instruction. The difference is that shigh also checks to see if the lower 16-bits could be interpreted as a signed number, and if so it assumes that a borrow will occur from the upper-16 bits. To compensate for this the shigh directive pre-biases the upper 16 bit value by adding one to it. For example:

For example:

```
seth r0, \# shigh(0x12345678); compute r0 = 0x12340000 seth r0, \# shigh(0x00008000); compute r0 = 0x00010000
```

In the second example the lower 16-bits are 0x8000. If these are treated as a signed value and sign extended to 32-bits then the value becomes 0xffff8000. If this value is then added to 0x00010000 then the result is 0x00008000.

This behaviour is to allow for the different semantics of the or3 and add3 instructions. The or3 instruction treats its 16-bit immediate argument as unsigned whereas the add3 treats its 16-bit immediate as a signed value. So for example:

```
seth r0, #shigh(0x00008000)
add3 r0, r0, #low(0x00008000)
```

Produces the correct result in r0, whereas:

```
seth r0, #shigh(0x00008000)
or3 r0, r0, #low(0x00008000)
```

Stores 0xffff8000 into r0.

Note - the shigh directive does not know where in the assembly source code the lower 16-bits of the value are going set, so it cannot check to make sure that an or3 instruction is being used rather than an add3 instruction. It is up to the programmer to make sure that correct directives are used.

- .m32r The directive performs a similar thing as the -m32r command line option. It tells the assembler to only accept M32R instructions from now on. An instructions from later M32R architectures are refused.
- .m32rx The directive performs a similar thing as the -m32rx command line option. It tells the assembler to start accepting the extra instructions in the M32RX ISA as well as the ordinary M32R ISA.
- .m32r2 The directive performs a similar thing as the -m32r2 command line option. It tells the assembler to start accepting the extra instructions in the M32R2 ISA as well as the ordinary M32R ISA.
- .little The directive performs a similar thing as the *-little* command line option. It tells the assembler to start producing little-endian code and data. This option should be used with care as producing mixed-endian binary files is fraught with danger.
- .big The directive performs a similar thing as the *-big* command line option. It tells the assembler to start producing big-endian code and data. This option should be used with care as producing mixed-endian binary files is fraught with danger.

## **9.20.3** M32R Warnings

There are several warning and error messages that can be produced by **as** which are specific to the M32R:

output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?

This message is only produced if warnings for explicit parallel conflicts have been enabled. It indicates that the assembler has encountered a parallel instruction in which the destination register of the left hand instruction is used as an input register in the right hand instruction. For example in this code fragment 'mv r1, r2 | | neg r3, r1' register r1 is the destination of the move instruction and the input to the neg instruction.

# output of 2nd instruction is the same as an input to 1st instruction - is this intentional?

This message is only produced if warnings for explicit parallel conflicts have been enabled. It indicates that the assembler has encountered a parallel instruction in which the destination register of the right hand instruction is used as an input register in the left hand instruction. For example in this code fragment 'mv r1, r2 | | neg r2, r3' register r2 is the destination of the neg instruction and the input to the move instruction.

### instruction '...' is for the M32RX only

This message is produced when the assembler encounters an instruction which is only supported by the M32Rx processor, and the '-m32rx' command line flag has not been specified to allow assembly of such instructions.

### unknown instruction '...'

This message is produced when the assembler encounters an instruction which it does not recognize.

### only the NOP instruction can be issued in parallel on the m32r

This message is produced when the assembler encounters a parallel instruction which does not involve a NOP instruction and the '-m32rx' command line flag has not been specified. Only the M32Rx processor is able to execute two instructions in parallel.

#### instruction '...' cannot be executed in parallel.

This message is produced when the assembler encounters a parallel instruction which is made up of one or two instructions which cannot be executed in parallel.

#### Instructions share the same execution pipeline

This message is produced when the assembler encounters a parallel instruction whoes components both use the same execution pipeline.

# Instructions write to the same destination register.

This message is produced when the assembler encounters a parallel instruction where both components attempt to modify the same register. For example these code fragments will produce this message: 'mv r1, r2 || neg r1, r3' 'jl r0 || mv r14, r1' 'st r2, @-r1 || mv r1, r3' 'mv r1, r2 || ld r0, @r1+' 'cmp r1, r2 || addx r3, r4' (Both write to the condition bit)

# 9.21 M680x0 Dependent Features

# 9.21.1 M680x0 Options

The Motorola 680x0 version of as has a few machine dependent options:

### '-march=architecture'

This option specifies a target architecture. The following architectures are recognized: 68000, 68010, 68020, 68030, 68040, 68060, cpu32, isaa, isaaplus, isab, isac and cfv4e.

### '-mcpu=cpu'

This option specifies a target cpu. When used in conjunction with the '-march' option, the cpu must be within the specified architecture. Also, the generic features of the architecture are used for instruction generation, rather than those of the specific chip.

```
'-m[no-]68851'
'-m[no-]68881'
```

'-m[no-]div'

'-m[no-]usp'
'-m[no-]float'

'-m[no-]mac'

'-m[no-]emac'

Enable or disable various architecture specific features. If a chip or architecture by default supports an option (for instance '-march=isaaplus' includes the '-mdiv' option), explicitly disabling the option will override the default.

'-1' You can use the '-1' option to shorten the size of references to undefined symbols. If you do not use the '-1' option, references to undefined symbols are wide enough for a full long (32 bits). (Since as cannot know where these symbols end up, as can only allocate space for the linker to fill in later. Since as does not know how far away these symbols are, it allocates as much space as it can.) If you use this option, the references are only one word wide (16 bits). This may be useful if you want the object file to be as small as possible, and you know that the relevant symbols are always less than 17 bits away.

### '--register-prefix-optional'

For some configurations, especially those where the compiler normally does not prepend an underscore to the names of user variables, the assembler requires a '%' before any use of a register name. This is intended to let the assembler distinguish between C variables and functions named 'a0' through 'a7', and so on. The '%' is always accepted, but is not required for certain configurations, notably 'sun3'. The '--register-prefix-optional' option may be used to permit omitting the '%' even for configurations for which it is normally required. If this is done, it will generally be impossible to refer to C variables and functions with the same names as register names.

### '--bitwise-or'

Normally the character '|' is treated as a comment character, which means that it can not be used in expressions. The '--bitwise-or' option turns '|' into a

normal character. In this mode, you must either use C style comments, or start comments with a '#' character at the beginning of a line.

#### '--base-size-default-16 --base-size-default-32'

If you use an addressing mode with a base register without specifying the size, as will normally use the full 32 bit value. For example, the addressing mode '%a0@(%d0)' is equivalent to '%a0@(%d0:1)'. You may use the '--base-size-default-16' option to tell as to default to using the 16 bit value. In this case, '%a0@(%d0)' is equivalent to '%a0@(%d0:w)'. You may use the '--base-size-default-32' option to restore the default behaviour.

### '--disp-size-default-16 --disp-size-default-32'

If you use an addressing mode with a displacement, and the value of the displacement is not known, as will normally assume that the value is 32 bits. For example, if the symbol 'disp' has not been defined, as will assemble the addressing mode '%a0@(disp,%d0)' as though 'disp' is a 32 bit value. You may use the '--disp-size-default-16' option to tell as to instead assume that the displacement is 16 bits. In this case, as will assemble '%a0@(disp,%d0)' as though 'disp' is a 16 bit value. You may use the '--disp-size-default-32' option to restore the default behaviour.

'--pcre1' Always keep branches PC-relative. In the M680x0 architecture all branches are defined as PC-relative. However, on some processors they are limited to word displacements maximum. When as needs a long branch that is not available, it normally emits an absolute jump instead. This option disables this substitution. When this option is given and no long branches are available, only word branches will be emitted. An error message will be generated if a word branch cannot reach its target. This option has no effect on 68020 and other processors that have long branches. see Section 9.21.6.1 [Branch Improvement], page 174.

'-m68000' as can assemble code for several different members of the Motorola 680x0 family. The default depends upon how as was configured when it was built; normally, the default is to assemble code for the 68020 microprocessor. The following options may be used to change the default. These options control which instructions and addressing modes are permitted. The members of the 680x0 family are very similar. For detailed information about the differences, see the Motorola manuals.

```
'-m68000'
```

'-m68356' Assemble for the 68000. '-m68008', '-m68302', and so on are synonyms for '-m68000', since the chips are the same from the point of view of the assembler.

<sup>&#</sup>x27;-m68ec000'

<sup>&#</sup>x27;-m68hc000'

<sup>&#</sup>x27;-m68hc001'

<sup>&#</sup>x27;-m68008'

<sup>&#</sup>x27;-m68302'

<sup>&#</sup>x27;-m68306'

<sup>&#</sup>x27;-m68307'

<sup>&#</sup>x27;-m68322'

```
'-m68010'
           Assemble for the 68010.
'-m68020'
'-m68ec020'
           Assemble for the 68020. This is normally the default.
'-m68030'
'-m68ec030'
            Assemble for the 68030.
'-m68040'
'-m68ec040'
            Assemble for the 68040.
'-m68060'
'-m68ec060'
            Assemble for the 68060.
'-mcpu32'
'-m68330'
'-m68331'
'-m68332'
'-m68333'
'-m68334'
'-m68336'
'-m68340'
'-m68341'
'-m68349'
'-m68360'
           Assemble for the CPU32 family of chips.
'-m5200'
'-m5202'
'-m5204'
'-m5206'
'-m5206e'
'-m521x'
'-m5249'
'-m528x'
'-m5307'
'-m5407'
'-m547x'
'-m548x'
'-mcfv4'
           Assemble for the ColdFire family of chips.
'-mcfv4e'
'-m68881'
'-m68882'
           Assemble 68881 floating point instructions. This is the default for
           the 68020, 68030, and the CPU32. The 68040 and 68060 always
           support floating point instructions.
```

'-mno-68881'

Do not assemble 68881 floating point instructions. This is the default for 68000 and the 68010. The 68040 and 68060 always support floating point instructions, even if this option is used.

'-m68851' Assemble 68851 MMU instructions. This is the default for the 68020, 68030, and 68060. The 68040 accepts a somewhat different set of MMU instructions; '-m68851' and '-m68040' should not be used together.

'-mno-68851'

Do not assemble 68851 MMU instructions. This is the default for the 68000, 68010, and the CPU32. The 68040 accepts a somewhat different set of MMU instructions.

# 9.21.2 Syntax

This syntax for the Motorola 680x0 was developed at MIT.

The 680x0 version of as uses instructions names and syntax compatible with the Sun assembler. Intervening periods are ignored; for example, 'movl' is equivalent to 'mov.1'.

In the following table apc stands for any of the address registers ('%a0' through '%a7'), the program counter ('%pc'), the zero-address relative to the program counter ('%zpc'), a suppressed address register ('%za0' through '%za7'), or it may be omitted entirely. The use of size means one of 'w' or '1', and it may be omitted, along with the leading colon, unless a scale is also specified. The use of scale means one of '1', '2', '4', or '8', and it may always be omitted along with the leading colon.

The following addressing modes are understood:

*Immediate* 

'#number'

Data Register

'%d0' through '%d7'

Address Register

'%a0' through '%a7'

'%a7' is also known as '%sp', i.e., the Stack Pointer. %a6 is also known as '%fp', the Frame Pointer.

Address Register Indirect

'%a0@' through '%a7@'

Address Register Postincrement

'%a0@+' through '%a7@+'

Address Register Predecrement

'%a0@-' through '%a7@-'

Indirect Plus Offset

'apc@(number)'

Index 'apc@(number,register:size:scale)'

The *number* may be omitted.

Postindex 'apc@(number)@(onumber,register:size:scale)'

The *onumber* or the *register*, but not both, may be omitted.

Preindex 'apc@(number,register:size:scale)@(onumber)'

The *number* may be omitted. Omitting the *register* produces the Postindex addressing mode.

Absolute 'symbol', or 'digits', optionally followed by ':b', ':w', or ':1'.

# 9.21.3 Motorola Syntax

The standard Motorola syntax for this chip differs from the syntax already discussed (see Section 9.21.2 [Syntax], page 171). as can accept Motorola syntax for operands, even if MIT syntax is used for other operands in the same instruction. The two kinds of syntax are fully compatible.

In the following table apc stands for any of the address registers ('%a0' through '%a7'), the program counter ('%pc'), the zero-address relative to the program counter ('%zpc'), or a suppressed address register ('%za0' through '%za7'). The use of size means one of 'w' or '1', and it may always be omitted along with the leading dot. The use of scale means one of '1', '2', '4', or '8', and it may always be omitted along with the leading asterisk.

The following additional addressing modes are understood:

Address Register Indirect

'(%a0)' through '(%a7)'

'%a7' is also known as '%sp', i.e., the Stack Pointer. %a6 is also known as '%fp', the Frame Pointer.

Address Register Postincrement

'(%a0)+' through '(%a7)+'

Address Register Predecrement

'-(%a0)' through '-(%a7)'

Indirect Plus Offset

'number (%a0)' through 'number (%a7)', or 'number (%pc)'.

The number may also appear within the parentheses, as in '(number, %a0)'. When used with the pc, the number may be omitted (with an address register, omitting the number produces Address Register Indirect mode).

Index 'number(apc,register.size\*scale)'

The *number* may be omitted, or it may appear within the parentheses. The *apc* may be omitted. The *register* and the *apc* may appear in either order. If both *apc* and *register* are address registers, and the *size* and *scale* are omitted, then the first register is taken as the base register, and the second as the index register.

Postindex '([number,apc],register.size\*scale,onumber)'

The *onumber*, or the *register*, or both, may be omitted. Either the *number* or the *apc* may be omitted, but not both.

Preindex '([number,apc,register.size\*scale],onumber)'

The number, or the apc, or the register, or any two of them, may be omitted. The onumber may be omitted. The register and the apc may appear in either order. If both apc and register are address registers, and the size and scale are omitted, then the first register is taken as the base register, and the second as the index register.

# 9.21.4 Floating Point

Packed decimal (P) format floating literals are not supported. Feel free to add the code!

The floating point formats generated by directives are these.

.float Single precision floating point constants.

.double Double precision floating point constants.

.extend

.ldouble Extended precision (long double) floating point constants.

#### 9.21.5 680x0 Machine Directives

In order to be compatible with the Sun assembler the 680x0 assembler understands the following directives.

.data1 This directive is identical to a .data 1 directive.

.data2 This directive is identical to a .data 2 directive.

.even This directive is a special case of the .align directive; it aligns the output to an even byte boundary.

.skip This directive is identical to a .space directive.

#### .arch name

Select the target architecture and extension features. Valid values for name are the same as for the '-march' command line option. This directive cannot be specified after any instructions have been assembled. If it is given multiple times, or in conjunction with the '-march' option, all uses must be for the same architecture and extension set.

#### .cpu name

Select the target cpu. Valid values for name are the same as for the '-mcpu' command line option. This directive cannot be specified after any instructions have been assembled. If it is given multiple times, or in conjunction with the '-mopt' option, all uses must be for the same cpu.

# **9.21.6** Opcodes

# 9.21.6.1 Branch Improvement

Certain pseudo opcodes are permitted for branch instructions. They expand to the shortest branch instruction that reach the target. Generally these mnemonics are made by substituting 'j' for 'b' at the start of a Motorola mnemonic.

The following table summarizes the pseudo-operations. A \* flags cases that are more fully described after the table:

	Displacement						
Pseudo-Op	+     BYTE   +	WORD	68020 LONG	68000/10, not PC-rela ABSOLUTE LONG JUMP	 tive OK **		
jra * jXX	bsrs   bras   bXXs   N/A   N/A	bsrw braw bXXw dbXXw fbXXw	bsrl bral bXX1 dbXX;bras;bral fbXX1	<pre>jsr jmp bNXs;jmp dbXX;bras;jmp N/A</pre>			

XX: condition

NX: negative of condition XX

\*—see full description below \*\*—this expansion mode is disallowed by '--pcrel'

jbsr jra

These are the simplest jump pseudo-operations; they always map to one particular machine instruction, depending on the displacement to the branch target. This instruction will be a byte or word branch is that is sufficient. Otherwise, a long branch will be emitted if available. If no long branches are available and the '--pcrel' option is not given, an absolute long jump will be emitted instead. If no long branches are available, the '--pcrel' option is given, and a word branch cannot reach the target, an error message is generated.

In addition to standard branch operands, as allows these pseudo-operations to have all operands that are allowed for jsr and jmp, substituting these instructions if the operand given is not valid for a branch instruction.

jXX Here, 'jXX' stands for an entire family of pseudo-operations, where XX is a conditional branch or condition-code test. The full list of pseudo-ops in this family is:

```
jhi jls jcc jcs jne jeq jvc
jvs jpl jmi jge jlt jgt jle
```

Usually, each of these pseudo-operations expands to a single branch instruction. However, if a word branch is not sufficient, no long branches are available, and the '--pcrel' option is not given, as issues a longer code fragment in terms of NX, the opposite condition to XX. For example, under these conditions:

```
jXX foo
```

gives

```
bNXs oof
    jmp foo
oof:
```

dbXX The full family of pseudo-operations covered here is

```
dbhi dbls dbcc dbcs dbne dbeq dbvc
dbvs dbpl dbmi dbge dblt dbgt dble
dbf dbra dbt
```

Motorola 'dbXX' instructions allow word displacements only. When a word displacement is sufficient, each of these pseudo-operations expands to the corresponding Motorola instruction. When a word displacement is not sufficient and long branches are available, when the source reads 'dbXX foo', as emits

```
dbXX oo1
  bras oo2
oo1:bral foo
oo2:
```

If, however, long branches are not available and the '--pcrel' option is not given, as emits

```
dbXX oo1
  bras oo2
oo1:jmp foo
oo2:
```

fjXX This family includes

```
fine fjeq fjge fjlt fjgt fjle fjf
fjt fjgl fjgle fjnge fjngl fjngle fjngt
fjnle fjnlt fjoge fjogl fjogt fjole fjolt
fjor fjseq fjsf fjsne fjst fjueq fjuge
fjugt fjule fjult fjun
```

Each of these pseudo-operations always expands to a single Motorola coprocessor branch instruction, word or long. All Motorola coprocessor branch instructions allow both word and long displacements.

# 9.21.6.2 Special Characters

The immediate character is '#' for Sun compatibility. The line-comment character is '|' (unless the '--bitwise-or' option is used). If a '#' appears at the beginning of a line, it is treated as a comment unless it looks like '# line file', in which case it is treated normally.

# 9.22 M68HC11 and M68HC12 Dependent Features

# 9.22.1 M68HC11 and M68HC12 Options

The Motorola 68HC11 and 68HC12 version of as have a few machine dependent options.

- -m68hc11 This option switches the assembler in the M68HC11 mode. In this mode, the assembler only accepts 68HC11 operands and mnemonics. It produces code for the 68HC11.
- -m68hc12 This option switches the assembler in the M68HC12 mode. In this mode, the assembler also accepts 68HC12 operands and mnemonics. It produces code for the 68HC12. A few 68HC11 instructions are replaced by some 68HC12 instructions as recommended by Motorola specifications.

#### -m68hcs12

This option switches the assembler in the M68HCS12 mode. This mode is similar to '-m68hc12' but specifies to assemble for the 68HCS12 series. The only difference is on the assembling of the 'movb' and 'movw' instruction when a PC-relative operand is used.

- -mshort This option controls the ABI and indicates to use a 16-bit integer ABI. It has no effect on the assembled instructions. This is the default.
- -mlong This option controls the ABI and indicates to use a 32-bit integer ABI.

#### -mshort-double

This option controls the ABI and indicates to use a 32-bit float ABI. This is the default.

#### -mlong-double

This option controls the ABI and indicates to use a 64-bit float ABI.

#### --strict-direct-mode

You can use the '--strict-direct-mode' option to disable the automatic translation of direct page mode addressing into extended mode when the instruction does not support direct mode. For example, the 'clr' instruction does not support direct page mode addressing. When it is used with the direct page mode, as will ignore it and generate an absolute addressing. This option prevents as from doing this, and the wrong usage of the direct page mode will raise an error.

#### --short-branches

The '--short-branches' option turns off the translation of relative branches into absolute branches when the branch offset is out of range. By default as transforms the relative branch ('bsr', 'bgt', 'bge', 'beq', 'bne', 'ble', 'blt', 'bhi', 'bcc', 'bls', 'bcs', 'bmi', 'bvs', 'bvs', 'bra') into an absolute branch when the offset is out of the -128 .. 127 range. In that case, the 'bsr' instruction is translated into a 'jsr', the 'bra' instruction is translated into a 'jmp' and the conditional branches instructions are inverted and followed by a 'jmp'. This option disables these translations and as will generate an error if a relative branch is out of range. This option does not affect the optimization associated to the 'jbra', 'jbsr' and 'jbXX' pseudo opcodes.

### --force-long-branches

The '--force-long-branches' option forces the translation of relative branches into absolute branches. This option does not affect the optimization associated to the 'jbra', 'jbsr' and 'jbXX' pseudo opcodes.

#### --print-insn-syntax

You can use the '--print-insn-syntax' option to obtain the syntax description of the instruction when an error is detected.

#### --print-opcodes

The '--print-opcodes' option prints the list of all the instructions with their syntax. The first item of each line represents the instruction name and the rest of the line indicates the possible operands for that instruction. The list is printed in alphabetical order. Once the list is printed as exits.

# --generate-example

The '--generate-example' option is similar to '--print-opcodes' but it generates an example for each instruction instead.

# 9.22.2 Syntax

In the M68HC11 syntax, the instruction name comes first and it may be followed by one or several operands (up to three). Operands are separated by comma (','). In the normal mode, as will complain if too many operands are specified for a given instruction. In the MRI mode (turned on with '-M' option), it will treat them as comments. Example:

```
inx
lda #23
bset 2,x #4
brclr *bot #8 foo
```

The following addressing modes are understood for 68HC11 and 68HC12:

Immediate

'#number'

Address Register

```
'number, X', 'number, Y'
```

The number may be omitted in which case 0 is assumed.

Direct Addressing mode

```
'*symbol', or '*digits'
```

Absolute 'symbol', or 'digits'

The M68HC12 has other more complex addressing modes. All of them are supported and they are represented below:

Constant Offset Indexed Addressing Mode

```
'number, reg'
```

The number may be omitted in which case 0 is assumed. The register can be either 'X', 'Y', 'SP' or 'PC'. The assembler will use the smaller post-byte definition according to the constant value (5-bit constant offset, 9-bit constant offset or 16-bit constant offset). If the constant is not known by the assembler it will use the 16-bit constant offset post-byte and the value will be resolved at link time.

```
Offset Indexed Indirect
```

```
'[number,reg]'
```

The register can be either 'X', 'Y', 'SP' or 'PC'.

Auto Pre-Increment/Pre-Decrement/Post-Increment/Post-Decrement

```
'number, -reg' 'number, +reg' 'number, reg-' 'number, reg+'
```

The number must be in the range '-8'..'+8' and must not be 0. The register can be either 'X', 'Y', 'SP' or 'PC'.

### Accumulator Offset

```
'acc, reg'
```

The accumulator register can be either 'A', 'B' or 'D'. The register can be either 'X', 'Y', 'SP' or 'PC'.

Accumulator D offset indexed-indirect

```
'[D,reg]'
```

The register can be either 'X', 'Y', 'SP' or 'PC'.

#### For example:

```
ldab 1024,sp
ldd [10,x]
orab 3,+x
stab -2,y-
ldx a,pc
sty [d,sp]
```

# 9.22.3 Symbolic Operand Modifiers

The assembler supports several modifiers when using symbol addresses in 68HC11 and 68HC12 instruction operands. The general syntax is the following:

%modifier(symbol)

%addr

This modifier indicates to the assembler and linker to use the 16-bit physical address corresponding to the symbol. This is intended to be used on memory window systems to map a symbol in the memory bank window. If the symbol is in a memory expansion part, the physical address corresponds to the symbol address within the memory bank window. If the symbol is not in a memory expansion part, this is the symbol address (using or not using the %addr modifier has no effect in that case).

%page

This modifier indicates to use the memory page number corresponding to the symbol. If the symbol is in a memory expansion part, its page number is computed by the linker as a number used to map the page containing the symbol in the memory bank window. If the symbol is not in a memory expansion part, the page number is 0.

%hi

This modifier indicates to use the 8-bit high part of the physical address of the symbol.

%lo

This modifier indicates to use the 8-bit low part of the physical address of the symbol.

For example a 68HC12 call to a function 'foo\_example' stored in memory expansion part could be written as follows:

```
call %addr(foo_example), %page(foo_example)
and this is equivalent to
  call foo_example
And for 68HC11 it could be written as follows:
  ldab #%page(foo_example)
  stab _page_switch
  jsr %addr(foo_example)
```

# 9.22.4 Assembler Directives

The 68HC11 and 68HC12 version of as have the following specific assembler directives:

.relax The relax directive is used by the 'GNU Compiler' to emit a specific relocation to mark a group of instructions for linker relaxation. The sequence of instructions within the group must be known to the linker so that relaxation can be performed.

### .mode [mshort|mlong|mshort-double|mlong-double]

This directive specifies the ABI. It overrides the '-mshort', '-mlong', '-mshort-double' and '-mlong-double' options.

#### .far symbol

This directive marks the symbol as a 'far' symbol meaning that it uses a 'call/rtc' calling convention as opposed to 'jsr/rts'. During a final link, the linker will identify references to the 'far' symbol and will verify the proper calling convention.

### .interrupt symbol

This directive marks the symbol as an interrupt entry point. This information is then used by the debugger to correctly unwind the frame across interrupts.

### .xrefb symbol

This directive is defined for compatibility with the 'Specification for Motorola 8 and 16-Bit Assembly Language Input Standard' and is ignored.

# 9.22.5 Floating Point

Packed decimal (P) format floating literals are not supported. Feel free to add the code!

The floating point formats generated by directives are these.

- .float Single precision floating point constants.
- .double Double precision floating point constants.
- .extend
- .ldouble Extended precision (long double) floating point constants.

# **9.22.6** Opcodes

# 9.22.6.1 Branch Improvement

Certain pseudo opcodes are permitted for branch instructions. They expand to the shortest branch instruction that reach the target. Generally these mnemonics are made by prepending 'j' to the start of Motorola mnemonic. These pseudo opcodes are not affected by the '--short-branches' or '--force-long-branches' options.

The following table summarizes the pseudo-operations.

	Displacement Width								
	  short-bra	Option anches	ns force-long-branches						
0p	BYTE	WORD	ВҮТЕ	WORD					
bra jbsr jbra bXX	bsr <pc-rel>   bra <pc-rel>   bsr <pc-rel>   bsr <pc-rel>   bra <pc-rel>   bXX <pc-rel>   bXX <pc-rel>  </pc-rel></pc-rel></pc-rel></pc-rel></pc-rel></pc-rel></pc-rel>	jmp <abs>  </abs>	bsr <pc-rel>   bra <pc-rel>     bXX <pc-rel></pc-rel></pc-rel></pc-rel>	<pre>jsr <abs> jmp <abs> jsr <abs> jmp <abs> bNX +3; jmp <abs> bNX +3; jmp <abs></abs></abs></abs></abs></abs></abs></pre>					

XX: condition

NX: negative of condition XX

jbsr

jbra These are the simplest jump pseudo-operations; they always map to one particular machine instruction, depending on the displacement to the branch target.

jbXX Here, 'jbXX' stands for an entire family of pseudo-operations, where XX is a conditional branch or condition-code test. The full list of pseudo-ops in this family is:

```
jbcc jbeq jbge jbgt jbhi jbvs jbpl jblo
jbcs jbne jblt jble jbls jbvc jbmi
```

For the cases of non-PC relative displacements and long displacements, **as** issues a longer code fragment in terms of NX, the opposite condition to XX. For example, for the non-PC relative case:

```
jbXX foo
gives
bNXs oof
jmp foo
oof:
```

# 9.23 MicroBlaze Dependent Features

The Xilinx MicroBlaze processor family includes several variants, all using the same core instruction set. This chapter covers features of the GNU assembler that are specific to the MicroBlaze architecture. For details about the MicroBlaze instruction set, please see the MicroBlaze Processor Reference Guide (UG081) available at www.xilinx.com.

### 9.23.1 Directives

A number of assembler directives are available for MicroBlaze.

#### .data8 expression, ...

This directive is an alias for .byte. Each expression is assembled into an eightbit value.

# .data16 expression,...

This directive is an alias for .hword. Each expression is assembled into an 16-bit value.

### .data32 expression,...

This directive is an alias for .word. Each expression is assembled into an 32-bit value.

### .ent name[,label]

This directive is an alias for .func denoting the start of function name at (optional) label.

#### .end name[,label]

This directive is an alias for .endfunc denoting the end of function name.

#### .gpword label....

This directive is an alias for .rva. The resolved address of *label* is stored in the data section.

#### .weakext label

Declare that *label* is a weak external symbol.

- .rodata Switch to .rodata section. Equivalent to .section .rodata
- .sdata2 Switch to .sdata2 section. Equivalent to .section .sdata2
- .sdata Switch to .sdata section. Equivalent to .section .sdata
- .bss Switch to .bss section. Equivalent to .section .bss
- .sbss Switch to .sbss section. Equivalent to .section .sbss

# 9.24 MIPS Dependent Features

GNU as for MIPS architectures supports several different MIPS processors, and MIPS ISA levels I through V, MIPS32, and MIPS64. For information about the MIPS instruction set, see MIPS RISC Architecture, by Kane and Heindrich (Prentice-Hall). For an overview of MIPS assembly conventions, see "Appendix D: Assembly Language Programming" in the same work.

# 9.24.1 Assembler options

The MIPS configurations of GNU as support these special options:

-G num This option sets the largest size of an object that can be referenced implicitly with the gp register. It is only accepted for targets that use ECOFF format. The default value is 8.

-EB

-EL Any MIPS configuration of as can select big-endian or little-endian output at run time (unlike the other GNU development tools, which must be configured for one or the other). Use '-EB' to select big-endian output, and '-EL' for little-endian.

-KPIC Generate SVR4-style PIC. This option tells the assembler to generate SVR4-style position-independent macro expansions. It also tells the assembler to mark the output file as PIC.

#### -mvxworks-pic

Generate VxWorks PIC. This option tells the assembler to generate VxWorks-style position-independent macro expansions.

-mips1

-mips2

-mips3

-mips4

-mips5xo

-mips32

-mips32r2

-mips64

-mips64r2

Generate code for a particular MIPS Instruction Set Architecture level. '-mips1' corresponds to the R2000 and R3000 processors, '-mips2' to the R6000 processor, '-mips3' to the R4000 processor, and '-mips4' to the R8000 and R10000 processors. '-mips5', '-mips32', '-mips32r2', '-mips64', and '-mips64r2' correspond to generic MIPS V, MIPS32, MIPS32 Release 2, MIPS64, and MIPS64 Release 2 ISA processors, respectively. You can also switch instruction sets during the assembly; see Section 9.24.5 [MIPS ISA], page 188.

-mgp32

-mfp32 Some macros have different expansions for 32-bit and 64-bit registers. The register sizes are normally inferred from the ISA and ABI, but these flags force a certain group of registers to be treated as 32 bits wide at all times. '-mgp32'

controls the size of general-purpose registers and '-mfp32' controls the size of floating-point registers.

The .set gp=32 and .set fp=32 directives allow the size of registers to be changed for parts of an object. The default value is restored by .set gp=default and .set fp=default.

On some MIPS variants there is a 32-bit mode flag; when this flag is set, 64-bit instructions generate a trap. Also, some 32-bit OSes only save the 32-bit registers on a context switch, so it is essential never to use the 64-bit registers.

### -mgp64

-mfp64

Assume that 64-bit registers are available. This is provided in the interests of symmetry with '-mgp32' and '-mfp32'.

The .set gp=64 and .set fp=64 directives allow the size of registers to be changed for parts of an object. The default value is restored by .set gp=default and .set fp=default.

#### -mips16

#### -no-mips16

Generate code for the MIPS 16 processor. This is equivalent to putting .set mips16 at the start of the assembly file. '-no-mips16' turns off this option.

#### -mmicromips

#### -mno-micromips

Generate code for the microMIPS processor. This is equivalent to putting .set micromips at the start of the assembly file. '-mno-micromips' turns off this option. This is equivalent to putting .set nomicromips at the start of the assembly file.

#### -msmartmips

#### -mno-smartmips

Enables the SmartMIPS extensions to the MIPS32 instruction set, which provides a number of new instructions which target smartcard and cryptographic applications. This is equivalent to putting .set smartmips at the start of the assembly file. '-mno-smartmips' turns off this option.

#### -mips3d

### -no-mips3d

Generate code for the MIPS-3D Application Specific Extension. This tells the assembler to accept MIPS-3D instructions. '-no-mips3d' turns off this option.

#### -mdmx

-no-mdmx Generate code for the MDMX Application Specific Extension. This tells the assembler to accept MDMX instructions. '-no-mdmx' turns off this option.

### -mdsp

-mno-dsp

Generate code for the DSP Release 1 Application Specific Extension. This tells the assembler to accept DSP Release 1 instructions. '-mno-dsp' turns off this option.

#### -mdspr2

#### -mno-dspr2

Generate code for the DSP Release 2 Application Specific Extension. This option implies -mdsp. This tells the assembler to accept DSP Release 2 instructions. '-mno-dspr2' turns off this option.

-mmt

-mno-mt Generate code for the MT Application Specific Extension. This tells the assembler to accept MT instructions. '-mno-mt' turns off this option.

-mmcu

-mno-mcu Generate code for the MCU Application Specific Extension. This tells the assembler to accept MCU instructions. '-mno-mcu' turns off this option.

#### -mfix7000

#### -mno-fix7000

Cause nops to be inserted if the read of the destination register of an mfhi or mflo instruction occurs in the following two instructions.

### -mfix-loongson2f-jump

### -mno-fix-loongson2f-jump

Eliminate instruction fetch from outside 256M region to work around the Loongson2F 'jump' instructions. Without it, under extreme cases, the kernel may crash. The issue has been solved in latest processor batches, but this fix has no side effect to them.

### -mfix-loongson2f-nop

### -mno-fix-loongson2f-nop

Replace nops by or at, at, zero to work around the Loongson2F 'nop' errata. Without it, under extreme cases, cpu might deadlock. The issue has been solved in latest loongson2f batches, but this fix has no side effect to them.

#### -mfix-vr4120

### -mno-fix-vr4120

Insert nops to work around certain VR4120 errata. This option is intended to be used on GCC-generated code: it is not designed to catch all problems in hand-written assembler code.

### -mfix-vr4130

#### -mno-fix-vr4130

Insert nops to work around the VR4130 'mflo'/'mfhi' errata.

#### -mfix-24k

### -no-mfix-24k

Insert nops to work around the 24K 'eret'/'deret' errata.

#### -m4010

#### -no-m4010

Generate code for the LSI R4010 chip. This tells the assembler to accept the R4010 specific instructions ('addciu', 'ffc', etc.), and to not schedule 'nop' instructions around accesses to the 'HI' and 'LO' registers. '-no-m4010' turns off this option.

-m4650

-no-m4650

Generate code for the MIPS R4650 chip. This tells the assembler to accept the 'mad' and 'madu' instruction, and to not schedule 'nop' instructions around accesses to the 'HI' and 'LO' registers. '-no-m4650' turns off this option.

-m3900

-no-m3900

-m4100

-no-m4100

For each option '-mnnn', generate code for the MIPS Rnnnn chip. This tells the assembler to accept instructions specific to that chip, and to schedule for that chip's hazards.

#### -march=cpu

Generate code for a particular MIPS cpu. It is exactly equivalent to '-mcpu', except that there are more value of cpu understood. Valid cpu value are:

 $2000,\ 3000,\ 3900,\ 4000,\ 4010,\ 4100,\ 4111,\ vr4120,\ vr4130,\ vr4181,\ 4300,\ 4400,\ 4600,\ 4650,\ 5000,\ rm5200,\ rm5230,\ rm5231,\ rm5261,\ rm5721,\ vr5400,\ vr5500,\ 6000,\ rm7000,\ 8000,\ rm9000,\ 10000,\ 12000,\ 14000,\ 16000,\ 4kc,\ 4km,\ 4kp,\ 4ksc,\ 4kec,\ 4kem,\ 4kep,\ 4ksd,\ m4k,\ m4kp,\ m14k,\ m14kc,\ 24kc,\ 24kf2_1,\ 24kf,\ 24kf1_1,\ 24kec,\ 24kef2_1,\ 24kf,\ 24kf1_1,\ 74kc,\ 74kf2_1,\ 74kf,\ 74kf1_1,\ 74kf3_2,\ 1004kc,\ 1004kf2_1,\ 1004kf,\ 1004kf1_1,\ 5kc,\ 5kf,\ 20kc,\ 25kf,\ sb1,\ sb1a,\ loongson2e,\ loongson2f,\ octeon,\ xlr$ 

For compatibility reasons, 'nx' and 'bfx' are accepted as synonyms for 'nf1\_1'. These values are deprecated.

#### -mtune=cpu

Schedule and tune for a particular MIPS cpu. Valid cpu values are identical to '-march=cpu'.

#### -mabi=abi

Record which ABI the source code uses. The recognized arguments are: '32', 'n32', 'o64', '64' and 'eabi'.

-msym32

-mno-sym32

Equivalent to adding .set sym32 or .set nosym32 to the beginning of the assembler input. See Section 9.24.4 [MIPS symbol sizes], page 187.

-nocpp This option is ignored. It is accepted for command-line compatibility with other assemblers, which use it to turn off C style preprocessing. With GNU as, there is no need for '-nocpp', because the GNU assembler itself never runs the C preprocessor.

#### -msoft-float

### -mhard-float

Disable or enable floating-point instructions. Note that by default floating-point instructions are always allowed even with CPU targets that don't have support for these instructions.

### -msingle-float

#### -mdouble-float

Disable or enable double-precision floating-point operations. Note that by default double-precision floating-point operations are always allowed even with CPU targets that don't have support for these operations.

#### --construct-floats

#### --no-construct-floats

The --no-construct-floats option disables the construction of double width floating point constants by loading the two halves of the value into the two single width floating point registers that make up the double width register. This feature is useful if the processor support the FR bit in its status register, and this bit is known (by the programmer) to be set. This bit prevents the aliasing of the double width register by the single width registers.

By default --construct-floats is selected, allowing construction of these floating point constants.

#### --trap

#### --no-break

as automatically macro expands certain division and multiplication instructions to check for overflow and division by zero. This option causes as to generate code to take a trap exception rather than a break exception when an error is detected. The trap instructions are only supported at Instruction Set Architecture level 2 and higher.

#### --break

### --no-trap

Generate code to take a break exception rather than a trap exception when an error is detected. This is the default.

#### -mpdr

-mno-pdr Control generation of .pdr sections. Off by default on IRIX, on elsewhere.

#### -mshared

#### -mno-shared

When generating code using the Unix calling conventions (selected by '-KPIC' or '-mcall\_shared'), gas will normally generate code which can go into a shared library. The '-mno-shared' option tells gas to generate code which uses the calling convention, but can not go into a shared library. The resulting code is slightly more efficient. This option only affects the handling of the '.cpload' and '.cpsetup' pseudo-ops.

# 9.24.2 MIPS ECOFF object code

Assembling for a MIPS ECOFF target supports some additional sections besides the usual .text, .data and .bss. The additional sections are .rdata, used for read-only data, .sdata, used for small data, and .sbss, used for small common objects.

When assembling for ECOFF, the assembler uses the \$gp (\$28) register to form the address of a "small object". Any object in the .sdata or .sbss sections is considered "small" in this sense. For external objects, or for objects in the .bss section, you can use

the gcc '-G' option to control the size of objects addressed via \$gp; the default value is 8, meaning that a reference to any object eight bytes or smaller uses \$gp. Passing '-G 0' to as prevents it from using the \$gp register on the basis of object size (but the assembler uses \$gp for objects in .sdata or sbss in any case). The size of an object in the .bss section is set by the .comm or .lcomm directive that defines it. The size of an external object may be set with the .extern directive. For example, '.extern sym, 4' declares that the object at sym is 4 bytes in length, whie leaving sym otherwise undefined.

Using small ECOFF objects requires linker support, and assumes that the \$gp register is correctly initialized (normally done automatically by the startup code). MIPS ECOFF assembly code must not modify the \$gp register.

# 9.24.3 Directives for debugging information

MIPS ECOFF as supports several directives used for generating debugging information which are not support by traditional MIPS assemblers. These are .def, .endef, .dim, .file, .scl, .size, .tag, .type, .val, .stabd, .stabn, and .stabs. The debugging information generated by the three .stab directives can only be read by GDB, not by traditional MIPS debuggers (this enhancement is required to fully support C++ debugging). These directives are primarily used by compilers, not assembly language programmers!

# 9.24.4 Directives to override the size of symbols

The n64 ABI allows symbols to have any 64-bit value. Although this provides a great deal of flexibility, it means that some macros have much longer expansions than their 32-bit counterparts. For example, the non-PIC expansion of 'dla \$4,sym' is usually:

```
lui $4,%highest(sym)
lui $1,%hi(sym)
daddiu $4,$4,%higher(sym)
daddiu $1,$1,%lo(sym)
ds1132 $4,$4,0
daddu $4,$4,$1

whereas the 32-bit expansion is simply:
lui $4,%hi(sym)
```

n64 code is sometimes constructed in such a way that all symbolic constants are known to have 32-bit values, and in such cases, it's preferable to use the 32-bit expansion instead

You can use the .set sym32 directive to tell the assembler that, from this point on, all expressions of the form 'symbol' or 'symbol + offset' have 32-bit values. For example:

```
.set sym32
dla $4,sym
lw $4,sym+16
sw $4,sym+0x8000($4)
```

daddiu \$4,\$4,%lo(sym)

of the 64-bit expansion.

will cause the assembler to treat 'sym', sym+16 and sym+0x8000 as 32-bit values. The handling of non-symbolic addresses is not affected.

The directive .set nosym32 ends a .set sym32 block and reverts to the normal behavior. It is also possible to change the symbol size using the command-line options '-msym32' and '-mno-sym32'.

These options and directives are always accepted, but at present, they have no effect for anything other than n64.

#### 9.24.5 Directives to override the ISA level

GNU as supports an additional directive to change the MIPS Instruction Set Architecture level on the fly: .set mipsn. n should be a number from 0 to 5, or 32, 32r2, 64 or 64r2. The values other than 0 make the assembler accept instructions for the corresponding ISA level, from that point on in the assembly. .set mipsn affects not only which instructions are permitted, but also how certain macros are expanded. .set mips0 restores the ISA level to its original level: either the level you selected with command line options, or the default for your configuration. You can use this feature to permit specific MIPS3 instructions while assembling in 32 bit mode. Use this directive with care!

The .set arch=cpu directive provides even finer control. It changes the effective CPU target and allows the assembler to use instructions specific to a particular CPU. All CPUs supported by the '-march' command line option are also selectable by this directive. The original value is restored by .set arch=default.

The directive .set mips16 puts the assembler into MIPS 16 mode, in which it will assemble instructions for the MIPS 16 processor. Use .set nomips16 to return to normal 32 bit mode.

Traditional MIPS assemblers do not support this directive.

The directive .set micromips puts the assembler into microMIPS mode, in which it will assemble instructions for the microMIPS processor. Use .set nomicromips to return to normal 32 bit mode.

Traditional MIPS assemblers do not support this directive.

# 9.24.6 Directives for extending MIPS 16 bit instructions

By default, MIPS 16 instructions are automatically extended to 32 bits when necessary. The directive .set noautoextend will turn this off. When .set noautoextend is in effect, any 32 bit instruction must be explicitly extended with the .e modifier (e.g., li.e \$4,1000). The directive .set autoextend may be used to once again automatically extend instructions when necessary.

This directive is only meaningful when in MIPS 16 mode. Traditional MIPS assemblers do not support this directive.

#### 9.24.7 Directive to mark data as an instruction

The .insn directive tells as that the following data is actually instructions. This makes a difference in MIPS 16 mode: when loading the address of a label which precedes instructions, as automatically adds 1 to the value, so that jumping to the loaded address will do the right thing.

The .global and .global directives supported by as will by default mark the symbol as pointing to a region of data not code. This means that, for example, any instructions following such a symbol will not be disassembled by objdump as it will regard them as data. To change this behaviour an optional section name can be placed after the symbol name in the .global directive. If this section exists and is known to be a code section, then the symbol will be marked as poiting at code not data. Ie the syntax for the directive is:

# 9.24.8 Directives to save and restore options

The directives .set push and .set pop may be used to save and restore the current settings for all the options which are controlled by .set. The .set push directive saves the current settings on a stack. The .set pop directive pops the stack and restores the settings.

These directives can be useful inside an macro which must change an option such as the ISA level or instruction reordering but does not want to change the state of the code which invoked the macro.

Traditional MIPS assemblers do not support these directives.

# 9.24.9 Directives to control generation of MIPS ASE instructions

The directive .set mips3d makes the assembler accept instructions from the MIPS-3D Application Specific Extension from that point on in the assembly. The .set nomips3d directive prevents MIPS-3D instructions from being accepted.

The directive .set smartmips makes the assembler accept instructions from the Smart-MIPS Application Specific Extension to the MIPS32 ISA from that point on in the assembly. The .set nosmartmips directive prevents SmartMIPS instructions from being accepted.

The directive .set mdmx makes the assembler accept instructions from the MDMX Application Specific Extension from that point on in the assembly. The .set nomdmx directive prevents MDMX instructions from being accepted.

The directive .set dsp makes the assembler accept instructions from the DSP Release 1 Application Specific Extension from that point on in the assembly. The .set nodsp directive prevents DSP Release 1 instructions from being accepted.

The directive .set dspr2 makes the assembler accept instructions from the DSP Release 2 Application Specific Extension from that point on in the assembly. This directive implies .set dsp. The .set nodspr2 directive prevents DSP Release 2 instructions from being accepted.

The directive .set mt makes the assembler accept instructions from the MT Application Specific Extension from that point on in the assembly. The .set nomt directive prevents MT instructions from being accepted.

The directive .set mcu makes the assembler accept instructions from the MCU Application Specific Extension from that point on in the assembly. The .set nomcu directive prevents MCU instructions from being accepted.

Traditional MIPS assemblers do not support these directives.

# 9.24.10 Directives to override floating-point options

The directives .set softfloat and .set hardfloat provide finer control of disabling and enabling float-point instructions. These directives always override the default (that hard-float instructions are accepted) or the command-line options ('-msoft-float' and '-mhard-float').

The directives .set singlefloat and .set doublefloat provide finer control of disabling and enabling double-precision float-point operations. These directives always override the default (that double-precision operations are accepted) or the command-line options ('-msingle-float' and '-mdouble-float').

Traditional MIPS assemblers do not support these directives.

# 9.25 MMIX Dependent Features

# 9.25.1 Command-line Options

The MMIX version of as has some machine-dependent options.

When '--fixed-special-register-names' is specified, only the register names specified in Section 9.25.3.3 [MMIX-Regs], page 193 are recognized in the instructions PUT and GET.

You can use the '--globalize-symbols' to make all symbols global. This option is useful when splitting up a mmixal program into several files.

The '--gnu-syntax' turns off most syntax compatibility with mmixal. Its usability is currently doubtful.

The '--relax' option is not fully supported, but will eventually make the object file prepared for linker relaxation.

If you want to avoid inadvertently calling a predefined symbol and would rather get an error, for example when using as with a compiler or other machine-generated code, specify '--no-predefined-syms'. This turns off built-in predefined definitions of all such symbols, including rounding-mode symbols, segment symbols, 'BIT' symbols, and TRAP symbols used in mmix "system calls". It also turns off predefined special-register names, except when used in PUT and GET instructions.

By default, some instructions are expanded to fit the size of the operand or an external symbol (see Section 9.25.2 [MMIX-Expand], page 192). By passing '--no-expand', no such expansion will be done, instead causing errors at link time if the operand does not fit.

The mmixal documentation (see [mmixsite], page 192) specifies that global registers allocated with the 'GREG' directive (see [MMIX-greg], page 194) and initialized to the same non-zero value, will refer to the same global register. This isn't strictly enforceable in as since the final addresses aren't known until link-time, but it will do an effort unless the '--no-merge-gregs' option is specified. (Register merging isn't yet implemented in ld.)

as will warn every time it expands an instruction to fit an operand unless the option '-x' is specified. It is believed that this behaviour is more useful than just mimicking mmixal's behaviour, in which instructions are only expanded if the '-x' option is specified, and assembly fails otherwise, when an instruction needs to be expanded. It needs to be kept in mind that mmixal is both an assembler and linker, while as will expand instructions that at link stage can be contracted. (Though linker relaxation isn't yet implemented in ld.) The option '-x' also imples '--linker-allocated-gregs'.

If instruction expansion is enabled, as can expand a 'PUSHJ' instruction into a series of instructions. The shortest expansion is to not expand it, but just mark the call as redirectable to a stub, which 1d creates at link-time, but only if the original 'PUSHJ' instruction is found not to reach the target. The stub consists of the necessary instructions to form a jump to the target. This happens if as can assert that the 'PUSHJ' instruction can reach such a stub. The option '--no-pushj-stubs' disables this shorter expansion, and the longer series of instructions is then created at assembly-time. The option '--no-stubs' is a synonym, intended for compatibility with future releases, where generation of stubs for other instructions may be implemented.

Usually a two-operand-expression (see [GREG-base], page 195) without a matching 'GREG' directive is treated as an error by as. When the option '--linker-allocated-gregs'

is in effect, they are instead passed through to the linker, which will allocate as many global registers as is needed.

# 9.25.2 Instruction expansion

When as encounters an instruction with an operand that is either not known or does not fit the operand size of the instruction, as (and ld) will expand the instruction into a sequence of instructions semantically equivalent to the operand fitting the instruction. Expansion will take place for the following instructions:

'GETA' Expands to a sequence of four instructions: SETL, INCML, INCMH and INCH. The operand must be a multiple of four.

### Conditional branches

A branch instruction is turned into a branch with the complemented condition and prediction bit over five instructions; four instructions setting \$255 to the operand value, which like with GETA must be a multiple of four, and a final GO \$255,\$255,0.

'PUSHJ' Similar to expansion for conditional branches; four instructions set \$255 to the operand value, followed by a PUSHGO \$255,\$255,0.

'JMP' Similar to conditional branches and PUSHJ. The final instruction is GO \$255,\$255,0.

The linker ld is expected to shrink these expansions for code assembled with '--relax' (though not currently implemented).

# 9.25.3 Syntax

The assembly syntax is supposed to be upward compatible with that described in Sections 1.3 and 1.4 of 'The Art of Computer Programming, Volume 1'. Draft versions of those chapters as well as other MMIX information is located at http://www-cs-faculty.stanford.edu/~knuth/mmix-news.html. Most code examples from the mmixal package located there should work unmodified when assembled and linked as single files, with a few noteworthy exceptions (see Section 9.25.4 [MMIX-mmixal], page 196).

Before an instruction is emitted, the current location is aligned to the next four-byte boundary. If a label is defined at the beginning of the line, its value will be the aligned value.

In addition to the traditional hex-prefix '0x', a hexadecimal number can also be specified by the prefix character '#'.

After all operands to an MMIX instruction or directive have been specified, the rest of the line is ignored, treated as a comment.

### 9.25.3.1 Special Characters

The characters '\*' and '#' are line comment characters; each start a comment at the beginning of a line, but only at the beginning of a line. A '#' prefixes a hexadecimal number if found elsewhere on a line.

Two other characters, '%' and '!', each start a comment anywhere on the line. Thus you can't use the 'modulus' and 'not' operators in expressions normally associated with these two characters.

A ';' is a line separator, treated as a new-line, so separate instructions can be specified on a single line.

# 9.25.3.2 Symbols

The character ':' is permitted in identifiers. There are two exceptions to it being treated as any other symbol character: if a symbol begins with ':', it means that the symbol is in the global namespace and that the current prefix should not be prepended to that symbol (see [MMIX-prefix], page 196). The ':' is then not considered part of the symbol. For a symbol in the label position (first on a line), a ':' at the end of a symbol is silently stripped off. A label is permitted, but not required, to be followed by a ':', as with many other assembly formats.

The character '@' in an expression, is a synonym for '.', the current location.

In addition to the common forward and backward local symbol formats (see Section 5.3 [Symbol Names], page 37), they can be specified with upper-case 'B' and 'F', as in '8B' and '9F'. A local label defined for the current position is written with a 'H' appended to the number:

```
3H LDB $0,$1,2
```

This and traditional local-label formats cannot be mixed: a label must be defined and referred to using the same format.

There's a minor caveat: just as for the ordinary local symbols, the local symbols are translated into ordinary symbols using control characters are to hide the ordinal number of the symbol. Unfortunately, these symbols are not translated back in error messages. Thus you may see confusing error messages when local symbols are used. Control characters '\003' (control-C) and '\004' (control-D) are used for the MMIX-specific local-symbol syntax.

The symbol 'Main' is handled specially; it is always global.

By defining the symbols '\_\_.MMIX.start..text' and '\_\_.MMIX.start..data', the address of respectively the '.text' and '.data' segments of the final program can be defined, though when linking more than one object file, the code or data in the object file containing the symbol is not guaranteed to be start at that position; just the final executable. See [MMIX-loc], page 194.

### 9.25.3.3 Register names

Local and global registers are specified as '\$0' to '\$255'. The recognized special register names are 'rJ', 'rA', 'rB', 'rC', 'rD', 'rF', 'rF', 'rG', 'rH', 'rI', 'rK', 'rL', 'rM', 'rN', 'rO', 'rP', 'rQ', 'rR', 'rS', 'rT', 'rU', 'rV', 'rW', 'rX', 'rY', 'rZ', 'rBB', 'rTT', 'rWW', 'rXX', 'rYY' and 'rZZ'. A leading ':' is optional for special register names.

Local and global symbols can be equated to register names and used in place of ordinary registers.

Similarly for special registers, local and global symbols can be used. Also, symbols equated from numbers and constant expressions are allowed in place of a special reg-

ister, except when either of the options --no-predefined-syms and --fixed-special-register-names are specified. Then only the special register names above are allowed for the instructions having a special register operand; GET and PUT.

### 9.25.3.4 Assembler Directives

LOC

The LOC directive sets the current location to the value of the operand field, which may include changing sections. If the operand is a constant, the section is set to either .data if the value is 0x20000000000000 or larger, else it is set to .text. Within a section, the current location may only be changed to monotonically higher addresses. A LOC expression must be a previously defined symbol or a "pure" constant.

An example, which sets the label *prev* to the current location, and updates the current location to eight bytes forward:

```
prev LOC @+8
```

When a LOC has a constant as its operand, a symbol \_\_.MMIX.start..text or \_\_.MMIX.start..data is defined depending on the address as mentioned above. Each such symbol is interpreted as special by the linker, locating the section at that address. Note that if multiple files are linked, the first object file with that section will be mapped to that address (not necessarily the file with the LOC definition).

LOCAL

### Example:

```
LOCAL external_symbol
LOCAL 42
.local asymbol
```

This directive-operation generates a link-time assertion that the operand does not correspond to a global register. The operand is an expression that at link-time resolves to a register symbol or a number. A number is treated as the register having that number. There is one restriction on the use of this directive: the pseudo-directive must be placed in a section with contents, code or data.

IS

The IS directive:

```
asymbol IS an_expression
```

sets the symbol 'asymbol' to 'an\_expression'. A symbol may not be set more than once using this directive. Local labels may be set using this directive, for example:

5H IS @+4

GREG

This directive reserves a global register, gives it an initial value and optionally gives it a symbolic name. Some examples:

```
areg GREG breg GREG data_value
```

```
GREG data_buffer
.greg creg, another_data_value
```

The symbolic register name can be used in place of a (non-special) register. If a value isn't provided, it defaults to zero. Unless the option '--no-merge-gregs' is specified, non-zero registers allocated with this directive may be eliminated by as; another register with the same value used in its place. Any of the instructions 'CSWAP', 'GO', 'LDA', 'LDBU', 'LDB', 'LDHT', 'LDOU', 'LDO', 'LDSF', 'LDTU', 'LDT', 'LDUNC', 'LDVTS', 'LDWU', 'LDW', 'PREGO', 'PRELD', 'PREST', 'PUSHGO', 'STBU', 'STB', 'STCO', 'STHT', 'STOU', 'STSF', 'STTU', 'STT', 'STUNC', 'SYNCD', 'SYNCID', can have a value nearby an initial value in place of its second and third operands. Here, "nearby" is defined as within the range 0...255 from the initial value of such an allocated register.

```
buffer1 BYTE 0,0,0,0,0
buffer2 BYTE 0,0,0,0,0
...
GREG buffer1
LDOU $42.buffer2
```

In the example above, the 'Y' field of the LDOUI instruction (LDOU with a constant Z) will be replaced with the global register allocated for 'buffer1', and the 'Z' field will have the value 5, the offset from 'buffer1' to 'buffer2'. The result is equivalent to this code:

```
buffer1 BYTE 0,0,0,0,0
buffer2 BYTE 0,0,0,0,0
...
tmpreg GREG buffer1
LDOU $42,tmpreg,(buffer2-buffer1)
```

Global registers allocated with this directive are allocated in order higher-to-lower within a file. Other than that, the exact order of register allocation and elimination is undefined. For example, the order is undefined when more than one file with such directives are linked together. With the options '-x' and '--linker-allocated-gregs', 'GREG' directives for two-operand cases like the one mentioned above can be omitted. Sufficient global registers will then be allocated by the linker.

**BYTE** 

The 'BYTE' directive takes a series of operands separated by a comma. If an operand is a string (see Section 3.6.1.1 [Strings], page 27), each character of that string is emitted as a byte. Other operands must be constant expressions without forward references, in the range 0...255. If you need operands having expressions with forward references, use '.byte' (see Section 7.8 [Byte], page 47). An operand can be omitted, defaulting to a zero value.

WYDE TETRA OCTA

The directives 'WYDE', 'TETRA' and 'OCTA' emit constants of two, four and eight bytes size respectively. Before anything else happens for the directive, the current location is aligned to the respective constant-size boundary. If a label is defined at the beginning of the line, its value will be that after the alignment.

A single operand can be omitted, defaulting to a zero value emitted for the directive. Operands can be expressed as strings (see Section 3.6.1.1 [Strings], page 27), in which case each character in the string is emitted as a separate constant of the size indicated by the directive.

#### PREFIX

The 'PREFIX' directive sets a symbol name prefix to be prepended to all symbols (except local symbols, see Section 9.25.3.2 [MMIX-Symbols], page 193), that are not prefixed with ':', until the next 'PREFIX' directive. Such prefixes accumulate. For example,

```
PREFIX a PREFIX b c IS 0
```

defines a symbol 'abc' with the value 0.

BSPEC ESPEC

A pair of 'BSPEC' and 'ESPEC' directives delimit a section of special contents (without specified semantics). Example:

```
BSPEC 42
TETRA 1,2,3
ESPEC
```

The single operand to 'BSPEC' must be number in the range 0...255. The 'BSPEC' number 80 is used by the GNU binutils implementation.

### 9.25.4 Differences to mmixal

The binutils as and 1d combination has a few differences in function compared to mmixal (see [mmixsite], page 192).

The replacement of a symbol with a GREG-allocated register (see [GREG-base], page 195) is not handled the exactly same way in as as in mmixal. This is apparent in the mmixal example file inout.mms, where different registers with different offsets, eventually yielding the same address, are used in the first instruction. This type of difference should however not affect the function of any program unless it has specific assumptions about the allocated register number.

Line numbers (in the 'mmo' object format) are currently not supported.

Expression operator precedence is not that of mmixal: operator precedence is that of the C programming language. It's recommended to use parentheses to explicitly specify wanted operator precedence whenever more than one type of operators are used.

The serialize unary operator &, the fractional division operator '//', the logical not operator ! and the modulus operator '%' are not available.

Symbols are not global by default, unless the option '--globalize-symbols' is passed. Use the '.global' directive to globalize symbols (see Section 7.55 [Global], page 53).

Operand syntax is a bit stricter with as than mmixal. For example, you can't say addu 1,2,3, instead you must write addu \$1,\$2,3.

You can't LOC to a lower address than those already visited (i.e., "backwards").

A LOC directive must come before any emitted code.

Predefined symbols are visible as file-local symbols after use. (In the ELF file, that is—the linked mmo file has no notion of a file-local symbol.)

Some mapping of constant expressions to sections in LOC expressions is attempted, but that functionality is easily confused and should be avoided unless compatibility with mmixal is required. A LOC expression to '0x20000000000000' or higher, maps to the '.data' section and lower addresses map to the '.text' section (see [MMIX-loc], page 194).

The code and data areas are each contiguous. Sparse programs with far-away LOC directives will take up the same amount of space as a contiguous program with zeros filled in the gaps between the LOC directives. If you need sparse programs, you might try and get the wanted effect with a linker script and splitting up the code parts into sections (see Section 7.96 [Section], page 66). Assembly code for this, to be compatible with mmixal, would look something like:

```
.if 0
LOC away_expression
.else
.section away,"ax"
fi
```

as will not execute the LOC directive and mmixal ignores the lines with .. This construct can be used generally to help compatibility.

Symbols can't be defined twice—not even to the same value.

Instruction mnemonics are recognized case-insensitive, though the 'IS' and 'GREG' pseudo-operations must be specified in upper-case characters.

There's no unicode support.

The following is a list of programs in 'mmix.tar.gz', available at http://www-cs-faculty.stanford.edu/~last checked with the version dated 2001-08-25 (md5sum c393470cfc86fac040487d22d2bf0172) that assemble with mmixal but do not assemble with as:

```
LOC to a previous address.

sim.mms Redefines symbol 'Done'.

test.mms Uses the serial operator '&'.
```

# 9.26 MSP 430 Dependent Features

# **9.26.1** Options

-m select the mpu arch. Currently has no effect.

-mP enables polymorph instructions handler.

-mQ enables relaxation at assembly time. DANGEROUS!

# 9.26.2 Syntax

### 9.26.2.1 Macros

The macro syntax used on the MSP 430 is like that described in the MSP 430 Family Assembler Specification. Normal as macros should still work.

Additional built-in macros are:

11o(exp) Extracts least significant word from 32-bit expression 'exp'.

lhi(exp) Extracts most significant word from 32-bit expression 'exp'.

hlo(exp) Extracts 3rd word from 64-bit expression 'exp'.

hhi(exp) Extracts 4rd word from 64-bit expression 'exp'.

They normally being used as an immediate source operand.

```
mov #llo(1), r10 ; == mov #1, r10
mov #lhi(1), r10 ; == mov #0, r10
```

# 9.26.2.2 Special Characters

';' is the line comment character.

The character '\$' in jump instructions indicates current location and implemented only for TI syntax compatibility.

# 9.26.2.3 Register Names

General-purpose registers are represented by predefined symbols of the form rN (for global registers), where N represents a number between 0 and 15. The leading letters may be in either upper or lower case; for example, r13 and r13 are both valid register names.

Register names 'PC', 'SP' and 'SR' cannot be used as register names and will be treated as variables. Use 'r0', 'r1', and 'r2' instead.

### 9.26.2.4 Assembler Extensions

Orn As destination operand being treated as 'O(rn)'

O(rN) As source operand being treated as '@rn'

jCOND +N Skips next N bytes followed by jump instruction and equivalent to 'jCOND \$+N+2'

Also, there are some instructions, which cannot be found in other assemblers. These are branch instructions, which has different opcodes upon jump distance. They all got PC relative addressing mode.

beq label A polymorph instruction which is 'jeq label' in case if jump distance within allowed range for cpu's jump instruction. If not, this unrolls into a sequence of jne \$+6
br label

bne label A polymorph instruction which is 'jne label' or 'jeq +4; br label'

blt label A polymorph instruction which is 'jl label' or 'jge +4; br label'

bltn label

A polymorph instruction which is 'jn label' or 'jn +2; jmp +4; br label'

bltu label

A polymorph instruction which is 'jlo label' or 'jhs +2; br label'

bge label A polymorph instruction which is 'jge label' or 'jl +4; br label'

bgeu label

A polymorph instruction which is 'jhs label' or 'jlo +4; br label'

bgt label A polymorph instruction which is 'jeq +2; jge label' or 'jeq +6; jl +4; br label'

bgtu label

A polymorph instruction which is 'jeq +2; jhs label' or 'jeq +6; jlo +4; br label'

bleu label

A polymorph instruction which is 'jeq label; jlo label' or 'jeq +2; jhs +4; br label'

ble label A polymorph instruction which is 'jeq label; jl label' or 'jeq +2; jge +4; br label'

jump label

A polymorph instruction which is 'jmp label' or 'br label'

# 9.26.3 Floating Point

The MSP 430 family uses IEEE 32-bit floating-point numbers.

### 9.26.4 MSP 430 Machine Directives

.file This directive is ignored; it is accepted for compatibility with other MSP 430 assemblers.

Warning: in other versions of the GNU assembler, .file is used for the directive called .app-file in the MSP 430 support.

- .line This directive is ignored; it is accepted for compatibility with other MSP 430 assemblers.
- .arch Currently this directive is ignored; it is accepted for compatibility with other MSP 430 assemblers.

.profiler

This directive instructs assembler to add new profile entry to the object file.

# 9.26.5 Opcodes

as implements all the standard MSP 430 opcodes. No additional pseudo-instructions are needed on this family.

For information on the 430 machine instruction set, see MSP430 User's Manual, document slau049d, Texas Instrument, Inc.

# 9.26.6 Profiling Capability

It is a performance hit to use gcc's profiling approach for this tiny target. Even more – jtag hardware facility does not perform any profiling functions. However we've got gdb's built-in simulator where we can do anything.

We define new section '.profiler' which holds all profiling information. We define new pseudo operation '.profiler' which will instruct assembler to add new profile entry to the object file. Profile should take place at the present address.

Pseudo operation format:

cycle\_corrector

extra

'.profiler flags,function\_to\_profile [, cycle\_corrector, extra]' where:

```
'flags' is a combination of the following characters:
                        function entry
            S
                        function exit
            X
                        function is in init section
            i
                        function is in fini section
            f
                        library call
            1
                        libc standard call
            С
                        stack value demand
            d
            Ι
                        interrupt service routine
            Ρ
                        prologue start
                        prologue end
            р
            Ε
                        epilogue start
                        epilogue end
            е
                        long jump / sjlj unwind
            j
                        an arbitrary code fragment
            a
            t
                        extra parameter saved (a constant value like frame size)
function_to_profile
            a function address
```

a value which should be added to the cycle counter, zero if omitted.

any extra parameter, zero if omitted.

# For example:

```
.global fxx
.type fxx,@function
fxx:
.LFrameOffset_fxx=0x08
.profiler "scdP", fxx
                      ; function entry.
 ; we also demand stack value to be saved
 push r11
 push r10
 push r9
 push r8
.profiler "cdpt",fxx,0, .LFrameOffset_fxx ; check stack value at this point
 ; (this is a prologue end)
 ; note, that spare var filled with
 ; the farme size
 mov r15,r8
.profiler cdE,fxx ; check stack
 pop r8
 pop r9
 pop r10
 pop r11
.profiler xcde,fxx,3 ; exit adds 3 to the cycle counter
                         ; cause 'ret' insn takes 3 cycles
```

# 9.27 PDP-11 Dependent Features

# 9.27.1 Options

The PDP-11 version of as has a rich set of machine dependent options.

# 9.27.1.1 Code Generation Options

# -mpic | -mno-pic

Generate position-independent (or position-dependent) code.

The default is to generate position-independent code.

# 9.27.1.2 Instruction Set Extension Options

These options enables or disables the use of extensions over the base line instruction set as introduced by the first PDP-11 CPU: the KA11. Most options come in two variants: a -mextension that enables extension, and a -mno-extension that disables extension.

The default is to enable all extensions.

#### -mall | -mall-extensions

Enable all instruction set extensions.

#### -mno-extensions

Disable all instruction set extensions.

#### -mcis | -mno-cis

Enable (or disable) the use of the commercial instruction set, which consists of these instructions: ADDNI, ADDN, ADDPI, ADDP, ASHNI, ASHN, ASHPI, ASHP, CMPCI, CMPC, CMPNI, CMPN, CMPPI, CMPP, CVTLNI, CVTLN, CVTLPI, CVTLP, CVTNLI, CVTNL, CVTNPI, CVTNPI, CVTNPI, CVTPLI, CVTPL, CVTPNI, CVTPN, DIVPI, DIVP, L2DR, L3DR, LOCCI, LOCC, MATCI, MATC, MOVCI, MOVC, MOVRCI, MOVRC, MOVTCI, MOVTC, MULPI, MULP, SCANCI, SCANC, SKPCI, SKPC, SPANCI, SPANC, SUBNI, SUBN, SUBPI, and SUBP.

#### -mcsm | -mno-csm

Enable (or disable) the use of the CSM instruction.

#### -meis | -mno-eis

Enable (or disable) the use of the extended instruction set, which consists of these instructions: ASHC, ASH, DIV, MARK, MUL, RTT, SOB SXT, and XOR.

#### -mfis | -mkev11

#### -mno-fis | -mno-kev11

Enable (or disable) the use of the KEV11 floating-point instructions: FADD, FDIV, FMUL, and FSUB.

# -mfpp | -mfpu | -mfp-11

#### -mno-fpp | -mno-fpu | -mno-fp-11

Enable (or disable) the use of FP-11 floating-point instructions: ABSF, ADDF, CFCC, CLRF, CMPF, DIVF, LDCFF, LDCIF, LDEXP, LDF, LDFPS, MODF, MULF, NEGF, SETD, SETF, SETI, SETL, STCFF, STCFI, STEXP, STF, STFPS, STST, SUBF, and TSTF.

#### -mlimited-eis | -mno-limited-eis

Enable (or disable) the use of the limited extended instruction set: MARK, RTT, SOB, SXT, and XOR.

The -mno-limited-eis options also implies -mno-eis.

#### -mmfpt | -mno-mfpt

Enable (or disable) the use of the MFPT instruction.

## -mmultiproc | -mno-multiproc

Enable (or disable) the use of multiprocessor instructions: TSTSET and WRTLCK.

## -mmxps | -mno-mxps

Enable (or disable) the use of the MFPS and MTPS instructions.

#### -mspl | -mno-spl

Enable (or disable) the use of the SPL instruction.

Enable (or disable) the use of the microcode instructions: LDUB, MED, and XFC.

# 9.27.1.3 CPU Model Options

These options enable the instruction set extensions supported by a particular CPU, and disables all other extensions.

- -mka11 KA11 CPU. Base line instruction set only.
- -mkb11 KB11 CPU. Enable extended instruction set and SPL.
- -mkd11a KD11-A CPU. Enable limited extended instruction set.
- -mkd11b KD11-B CPU. Base line instruction set only.
- -mkd11d KD11-D CPU. Base line instruction set only.
- -mkd11e KD11-E CPU. Enable extended instruction set, MFPS, and MTPS.

#### -mkd11f | -mkd11h | -mkd11q

KD11-F, KD11-H, or KD11-Q CPU. Enable limited extended instruction set, MFPS, and MTPS.

- -mkd11k KD11-K CPU. Enable extended instruction set, LDUB, MED, MFPS, MFPT, MTPS, and XFC.
- -mkd11z KD11-Z CPU. Enable extended instruction set, CSM, MFPS, MFPT, MTPS, and SPL.
- -mf11 F11 CPU. Enable extended instruction set, MFPS, MFPT, and MTPS.
- -mj11 J11 CPU. Enable extended instruction set, CSM, MFPS, MFPT, MTPS, SPL, TSTSET, and WRTLCK.
- -mt11 T11 CPU. Enable limited extended instruction set, MFPS, and MTPS.

## 9.27.1.4 Machine Model Options

These options enable the instruction set extensions supported by a particular machine model, and disables all other extensions.

-m11/03 Same as -mkd11f.

```
-m11/04
          Same as -mkd11d.
-m11/05 | -m11/10
          Same as -mkd11b.
-m11/15 | -m11/20
          Same as -mka11.
-m11/21
          Same as -mt11.
-m11/23 | -m11/24
          Same as -mf11.
-m11/34
          Same as -mkd11e.
-m11/34a Ame as -mkd11e -mfpp.
-m11/35 | -m11/40
          Same as -mkd11a.
-m11/44
          Same as -mkd11z.
-m11/45 | -m11/50 | -m11/55 | -m11/70
          Same as -mkb11.
-m11/53 | -m11/73 | -m11/83 | -m11/84 | -m11/93 | -m11/94
          Same as -mj11.
-m11/60
          Same as -mkd11k.
```

#### 9.27.2 Assembler Directives

The PDP-11 version of as has a few machine dependent assembler directives.

.bss Switch to the bss section.

.even Align the location counter to an even number.

# 9.27.3 PDP-11 Assembly Language Syntax

as supports both DEC syntax and BSD syntax. The only difference is that in DEC syntax, a # character is used to denote an immediate constants, while in BSD syntax the character for this purpose is \$.

general-purpose registers are named r0 through r7. Mnemonic alternatives for r6 and r7 are sp and pc, respectively.

Floating-point registers are named ac0 through ac3, or alternatively fr0 through fr3. Comments are started with a # or a / character, and extend to the end of the line.

(FIXME: clash with immediates?)

## 9.27.4 Instruction Naming

Some instructions have alternative names.

BCC	BHIS
BCS	BLO
L2DR	L2D
L3DR	L3D
SYS	TRAP

# 9.27.5 Synthetic Instructions

The JBR and JCC synthetic instructions are not supported yet.

# 9.28 picoJava Dependent Features

# **9.28.1** Options

as has two additional command-line options for the picoJava architecture.

-ml This option selects little endian data output.

-mb This option selects big endian data output.

# 9.29 PowerPC Dependent Features

## 9.29.1 Options

The PowerPC chip family includes several successive levels, using the same core instruction set, but including a few additional instructions at each level. There are exceptions to this however. For details on what instructions each variant supports, please see the chip's architecture reference manual.

The following table lists all available PowerPC options.

```
-mpwrx | -mpwr2
           Generate code for POWER/2 (RIOS2).
           Generate code for POWER (RIOS1)
-mpwr
-m601
           Generate code for PowerPC 601.
-mppc, -mppc32, -m603, -m604
           Generate code for PowerPC 603/604.
-m403, -m405
           Generate code for PowerPC 403/405.
           Generate code for PowerPC 440. BookE and some 405 instructions.
-m440
           Generate code for PowerPC 476.
-m476
-m7400, -m7410, -m7450, -m7455
           Generate code for PowerPC 7400/7410/7450/7455.
-m750cl
           Generate code for PowerPC 750CL.
-mppc64, -m620
           Generate code for PowerPC 620/625/630.
-me500, -me500x2
           Generate code for Motorola e500 core complex.
           Generate code for Motorola SPE instructions.
-mspe
           Generate code for AppliedMicro Titan core complex.
-mtitan
-mppc64bridge
           Generate code for PowerPC 64, including bridge insns.
-mbooke
           Generate code for 32-bit BookE.
           Generate code for A2 architecture.
-ma2
-me300
           Generate code for PowerPC e300 family.
-maltivec
           Generate code for processors with AltiVec instructions.
           Generate code for processors with Vector-Scalar (VSX) instructions.
-mvsx
           Generate code for Power4 architecture.
-mpower4
```

Generate code for Power5 architecture.

-mpower5

-mpower6 Generate code for Power6 architecture.

-mpower7 Generate code for Power7 architecture.

-mcell Generate code for Cell Broadband Engine architecture.

-mcom Generate code Power/PowerPC common instructions.

-many Generate code for any architecture (PWR/PWRX/PPC).

#### -mregnames

Allow symbolic names for registers.

#### -mno-regnames

Do not allow symbolic names for registers.

#### -mrelocatable

Support for GCC's -mrelocatable option.

## -mrelocatable-lib

Support for GCC's -mrelocatable-lib option.

-memb Set PPC\_EMB bit in ELF flags.

#### -mlittle, -mlittle-endian

Generate code for a little endian machine.

## -mbig, -mbig-endian

Generate code for a big endian machine.

#### -msolaris

Generate code for Solaris.

#### -mno-solaris

Do not generate code for Solaris.

## 9.29.2 PowerPC Assembler Directives

A number of assembler directives are available for PowerPC. The following table is far from complete.

## .machine "string"

This directive allows you to change the machine for which code is generated. "string" may be any of the -m cpu selection options (without the -m) enclosed in double quotes, "push", or "pop". .machine "push" saves the currently selected cpu, which may be restored with .machine "pop".

# 9.30 RX Dependent Features

# 9.30.1 RX Options

The Renesas RX port of as has a few target specific command line options:

#### -m32bit-doubles

This option controls the ABI and indicates to use a 32-bit float ABI. It has no effect on the assembled instructions, but it does influence the behaviour of the '.double' pseudo-op. This is the default.

#### -m64bit-doubles

This option controls the ABI and indicates to use a 64-bit float ABI. It has no effect on the assembled instructions, but it does influence the behaviour of the '.double' pseudo-op.

#### -mbig-endian

This option controls the ABI and indicates to use a big-endian data ABI. It has no effect on the assembled instructions, but it does influence the behaviour of the '.short', '.hword', '.int', '.word', '.long', '.quad' and '.octa' pseudoops.

#### -mlittle-endian

This option controls the ABI and indicates to use a little-endian data ABI. It has no effect on the assembled instructions, but it does influence the behaviour of the '.short', '.hword', '.int', '.word', '.long', '.quad' and '.octa' pseudoops. This is the default.

#### -muse-conventional-section-names

This option controls the default names given to the code (.text), initialised data (.data) and uninitialised data sections (.bss).

### -muse-renesas-section-names

This option controls the default names given to the code (.P), initialised data (.D<sub>-</sub>1) and uninitialised data sections (.B<sub>-</sub>1). This is the default.

## -msmall-data-limit

This option tells the assembler that the small data limit feature of the RX port of GCC is being used. This results in the assembler generating an undefined reference to a symbol called \_\_gp for use by the relocations that are needed to support the small data limit feature. This option is not enabled by default as it would otherwise pollute the symbol table.

# 9.30.2 Symbolic Operand Modifiers

The assembler supports several modifiers when using symbol addresses in RX instruction operands. The general syntax is the following:

%modifier(symbol)

## 9.30.3 Assembler Directives

The RX version of as has the following specific assembler directives:

.3byte Inserts a 3-byte value into the output file at the current location.

## 9.30.4 Floating Point

The floating point formats generated by directives are these.

.float Single precision (32-bit) floating point constants.

.double If the '-m64bit-doubles' command line option has been specified then then double directive generates double precision (64-bit) floating point constants, otherwise it generates single precision (32-bit) floating point constants. To force the generation of 64-bit floating point constants used the dc.d directive instead.

# 9.31 IBM S/390 Dependent Features

The s390 version of as supports two architectures modes and seven chip levels. The architecture modes are the Enterprise System Architecture (ESA) and the newer z/Architecture mode. The chip levels are g5, g6, z900, z990, z9-109, z9-ec and z10.

# **9.31.1 Options**

The following table lists all available s390 specific options:

## -m31 | -m64

Select 31- or 64-bit ABI implying a word size of 32- or 64-bit.

These options are only available with the ELF object file format, and require that the necessary BFD support has been included (on a 31-bit platform you must add—enable-64-bit-bfd on the call to the configure script to enable 64-bit usage and use s390x as target platform).

#### -mesa | -mzarch

Select the architecture mode, either the Enterprise System Architecture (esa) mode or the z/Architecture mode (zarch).

The 64-bit instructions are only available with the z/Architecture mode. The combination of '-m64' and '-mesa' results in a warning message.

#### -march=CPU

This option specifies the target processor. The following processor names are recognized: g5, g6, z900, z990, z9-109, z9-ec and z10. Assembling an instruction that is not supported on the target processor results in an error message. Do not specify g5 or g6 with '-mzarch'.

#### -mregnames

Allow symbolic names for registers.

#### -mno-regnames

Do not allow symbolic names for registers.

#### -mwarn-areg-zero

Warn whenever the operand for a base or index register has been specified but evaluates to zero. This can indicate the misuse of general purpose register 0 as an address register.

## 9.31.2 Special Characters

'#' is the line comment character.

# 9.31.3 Instruction syntax

The assembler syntax closely follows the syntax outlined in Enterprise Systems Architecture/390 Principles of Operation (SA22-7201) and the z/Architecture Principles of Operation (SA22-7832).

Each instruction has two major parts, the instruction mnemonic and the instruction operands. The instruction format varies.

# 9.31.3.1 Register naming

The as recognizes a number of predefined symbols for the various processor registers. A register specification in one of the instruction formats is an unsigned integer between 0 and 15. The specific instruction and the position of the register in the instruction format denotes the type of the register. The register symbols are prefixed with '%':

%rN the 16 general purpose registers,  $0 \le N \le 15$ 

%fN the 16 floating point registers,  $0 \le N \le 15$ 

%aN the 16 access registers,  $0 \le N \le 15$ 

%cN the 16 control registers,  $0 \le N \le 15$ 

%lit an alias for the general purpose register %r13

%sp an alias for the general purpose register %r15

#### 9.31.3.2 Instruction Mnemonics

All instructions documented in the Principles of Operation are supported with the mnemonic and order of operands as described. The instruction mnemonic identifies the instruction format (Section 9.31.3.4 [s390 Formats], page 215) and the specific operation code for the instruction. For example, the 'lr' mnemonic denotes the instruction format 'RR' with the operation code '0x18'.

The definition of the various mnemonics follows a scheme, where the first character usually hint at the type of the instruction:

- a add instruction, for example 'al' for add logical 32-bit
- b branch instruction, for example 'bc' for branch on condition
- c compare or convert instruction, for example 'cr' for compare register 32-bit
- d divide instruction, for example 'dlr' devide logical register 64-bit to 32-bit
- i insert instruction, for example 'ic' insert character
- l load instruction, for example 'ltr' load and test register
- my move instruction, for example 'myc' move character
- m multiply instruction, for example 'mh' multiply halfword
- n and instruction, for example 'ni' and immediate

character

o or instruction, for example 'oc' or character

sla, sll shift left single instruction

sra, srl shift right single instruction

st store instruction, for example 'stm' store multiple

s subtract instruction, for example 'slr' subtract logical 32-bit

t test or translate instruction, of example 'tm' test under mask

x exclusive or instruction, for example 'xc' exclusive or

Certain characters at the end of the mnemonic may describe a property of the instruction:

- c the instruction uses a 8-bit character operand
- f the instruction extends a 32-bit operand to 64 bit
- g the operands are treated as 64-bit values
- h the operand uses a 16-bit halfword operand
- i the instruction uses an immediate operand
- 1 the instruction uses unsigned, logical operands
- m the instruction uses a mask or operates on multiple values
- r if r is the last character, the instruction operates on registers
- y the instruction uses 20-bit displacements

There are many exceptions to the scheme outlined in the above lists, in particular for the priviledged instructions. For non-priviledged instruction it works quite well, for example the instruction 'clgfr' c: compare instruction, l: unsigned operands, g: 64-bit operands, f: 32- to 64-bit extension, r: register operands. The instruction compares an 64-bit value in a register with the zero extended 32-bit value from a second register. For a complete list of all mnemonics see appendix B in the Principles of Operation.

# 9.31.3.3 Instruction Operands

Instruction operands can be grouped into three classes, operands located in registers, immediate operands, and operands in storage.

A register operand can be located in general, floating-point, access, or control register. The register is identified by a four-bit field. The field containing the register operand is called the R field.

Immediate operands are contained within the instruction and can have 8, 16 or 32 bits. The field containing the immediate operand is called the I field. Dependent on the instruction the I field is either signed or unsigned.

A storage operand consists of an address and a length. The address of a storage operands can be specified in any of these ways:

- The content of a single general R
- The sum of the content of a general register called the base register B plus the content of a displacement field D
- The sum of the contents of two general registers called the index register X and the base register B plus the content of a displacement field
- The sum of the current instruction address and a 32-bit signed immediate field multiplied by two.

The length of a storage operand can be:

- Implied by the instruction
- Specified by a bitmask
- Specified by a four-bit or eight-bit length field L
- Specified by the content of a general register

The notation for storage operand addresses formed from multiple fields is as follows:

Dn(Bn) the address for operand number n is formed from the content of general register Bn called the base register and the displacement field Dn.

#### Dn(Xn,Bn)

the address for operand number n is formed from the content of general register Xn called the index register, general register Bn called the base register and the displacement field Dn.

#### Dn(Ln,Bn)

the address for operand number n is formed from the content of general regiser Bn called the base register and the displacement field Dn. The length of the operand n is specified by the field Ln.

The base registers Bn and the index registers Xn of a storage operand can be skipped. If Bn and Xn are skipped, a zero will be stored to the operand field. The notation changes as follows:

full notation	short notation
Dn(0,Bn)	$\mathrm{Dn}(\mathrm{Bn})$
Dn(0,0)	Dn

$$Dn(0)$$
  $Dn$   $Dn(Ln,0)$   $Dn(Ln)$ 

## 9.31.3.4 Instruction Formats

The Principles of Operation manuals lists 26 instruction formats where some of the formats have multiple variants. For the '.insn' pseudo directive the assembler recognizes some of the formats. Typically, the most general variant of the instruction format is used by the '.insn' directive.

The following table lists the abbreviations used in the table of instruction formats:

OpCode / OpCd Part of the op code.

Bx Base register number for operand x.

Dx Displacement for operand x.

DLx Displacement lower 12 bits for operand x.

DHx Displacement higher 8-bits for operand x.

Rx Register number for operand x.

Xx Index register number for operand x.

Ix Signed immediate for operand x.

Ux Unsigned immediate for operand x.

An instruction is two, four, or six bytes in length and must be aligned on a 2 byte boundary. The first two bits of the instruction specify the length of the instruction, 00 indicates a two byte instruction, 01 and 10 indicates a four byte instruction, and 11 indicates a six byte instruction.

The following table lists the s390 instruction formats that are available with the '.insn' pseudo directive:

#### E format



RI format: <insn> R1,I2

+-		-+-		+	+		+
1	OpCode		R1	Op	Cd	12	1
+-		-+-		+	+		+
0		8		12	16		31

RIE format:	<insn> R:</insn>										
1	OpCode	R1	R3	I	-	[2		1///	/////	OpCoo	de
0										40	
RIL format:	<insn> R:</insn>		.+	<b>.</b>							+
1	OpCode	R1	OpCd	I				12			- 1
											47
RILU format	: <insn>  </insn>										
1	OpCode	R1	OpCd	I				U2			-
											47
RIS format:											
1	OpCode	R1	l M3	B4	1	D4			I2	Opco	de
										+ 36	
RR format: <	insn> R1		.4	L							
1	OpCode	R1	R2	I							
0											
RRE format:											
1	0p	Code		1////	/////	R1	R2	1			
0						24 :					
RRF format:	<insn> R</insn>	l,R2,									
+				R3	M4	R1	R2	1			
0					20		-+ 28				
RRS format:											
1	OpCode	R1	l R3	B4	1	D4		M3	1///	/  OpC	ode
+			12							-+ 40	
RS format: <	insn> R1	,R3,D	2(B2)								
	OpCode							+			

	+	<b></b>	<b>+</b>	<b></b>	.4		+			
	_		12 :		20		31			
RSE format:										
	+   OpCode +	R1	R3	B2	1	D2	1///	/////	OpCode	-
			12				32		+ 40	
RSI format:	<insn> R:</insn>			<b>+</b>						-+
	OpCode +	R1	l R3				I2			1
	0									47
RSY format:										
	+   OpCode +	R1	R3	B2		DL2	D	H2	OpCode	-
	0 :									
RX format:										
	+   OpCode +	R1	X2	B2	1	D2	1			
	0						31			
RXE format:										
	+   OpCode +	R1	X2	B2	1	D2	1///	/////	OpCode	-
	0								40	
RXF format:										
	+   OpCode +	R3	X2	B2	1	D2	R1	1///	OpCode	- 1
	0									
RXY format:	<insn> R:</insn>	1,D2(	X2,B2)	)						
	+   OpCode	R1	X2	B2	1	DL2	1	DH2	OpCode	1
	0 :								+ 40	
S format: <										
	+   Op(						+ 			
	+			+	+					
SI format:	0 Singn> D1	(B1)		16	20		31			
	+			+	+		+			

	OpCode									
0	+3 3			16			31			
SIY format:	<insn> D1</insn>									
1	OpCode   	]	[2	B1	1	DL1	l Di	H1	OpCode	e
0					20				40	
SIL format:	<insn> D1</insn>			<b></b>						
1	Op(	Code		B1	1	D1	1	I:	2	1
0										+ 47
SS format: <	insn> D1(	-	-	-				_4		
1	OpCode   	R1	R3	B1	1	D1	B2	1	D2	-
0	_						32			
SSE format:	<insn> D1</insn>		-					_4		
İ	Op(	Code		B1	İ	D1	B2	İ	D2	İ
0							32			47
SSF format:	<insn> D1</insn>									
1	OpCode	R3	OpCd	B1	1	D1	B2	1	D2	1
0	·		12	•	•		32	•		+ 47

For the complete list of all instruction format variants see the Principles of Operation manuals.

## 9.31.3.5 Instruction Aliases

A specific bit pattern can have multiple mnemonics, for example the bit pattern '0xa7000000' has the mnemonics 'tmh' and 'tmlh'. In addition, there are a number of mnemonics recognized by as that are not present in the Principles of Operation. These are the short forms of the branch instructions, where the condition code mask operand is encoded in the mnemonic. This is relevant for the branch instructions, the compare and branch instructions, and the compare and trap instructions.

For the branch instructions there are 20 condition code strings that can be used as part of the mnemonic in place of a mask operand in the instruction format:

instruction short form

bcr M1,R2 b<m>r R2

bc M1,D2(X2,B2) b<m>> D2(X2,B2)

brc M1,I2 j<m> I2

brcl M1,I2 jg < m > I2

In the mnemonic for a branch instruction the condition code string <m> can be any of the following:

o jump on overflow / if ones

h jump on A high

p jump on plus

nle jump on not low or equal

l jump on A low

m jump on minus

nhe jump on not high or equal

lh jump on low or high

ne jump on A not equal B

nz jump on not zero / if not zeros

e jump on A equal B

z jump on zero / if zeroes

nlh jump on not low or high

he jump on high or equal

nl jump on A not low

nm jump on not minus / if not mixed

le jump on low or equal

nh jump on A not high

- np jump on not plus
- no jump on not overflow / if not ones

For the compare and branch, and compare and trap instructions there are 12 condition code strings that can be used as part of the mnemonic in place of a mask operand in the instruction format:

instruction	short form
crb R1,R2,M3,D4(B4)	crb <m> R1,R2,D4(B4)</m>
$\operatorname{cgrb} R1,R2,M3,D4(B4)$	cgrb <m> R1,R2,D4(B4)</m>
crj R1,R2,M3,I4	crj <m> R1,R2,I4</m>
$\operatorname{cgrj}$ R1,R2,M3,I4	cgrj <m> R1,R2,I4</m>
cib R1,I2,M3,D4(B4)	cib < m > R1,I2,D4(B4)
cgib $R1,I2,M3,D4(B4)$	cgib <m> R1,I2,D4(B4)</m>
cij R1,I2,M3,I4	cij <m> R1,I2,I4</m>
cgij $R1,I2,M3,I4$	cgij <m> <math>R1,I2,I4</math></m>
$\operatorname{crt}$ R1,R2,M3	crt <m> R1,R2</m>
cgrt R1,R2,M3	cgrt < m > R1,R2
cit R1,I2,M3	cit <m> R1,I2</m>
cgit R1,I2,M3	cgit < m > R1,I2
$\operatorname{clrb} R1,R2,M3,D4(B4)$	clrb <m> R1,R2,D4(B4)</m>
$\operatorname{clgrb} \ R1, R2, M3, D4(B4)$	clgrb <m> <math>R1,R2,D4(B4)</math></m>
clrj $R1,R2,M3,I4$	clrj <m>R1,R2,I4</m>
clgrj R1,R2,M3,I4	clgrj <m> R1,R2,I4</m>
clib $R1,I2,M3,D4(B4)$	clib <m> R1,I2,D4(B4)</m>
clgib $R1,I2,M3,D4(B4)$	clgib <m> <math>R1,I2,D4(B4)</math></m>

clij $R1,I2,M3,I4$	clij <m> R1,I2,I4</m>
elgij R1,I2,M3,I4	clgij <m> <math>R1,I2,I4</math></m>
$\operatorname{clrt}$ R1,R2,M3	clrt <m> R1,R2</m>
clgrt R1,R2,M3	clgrt <m> <math>R1,R2</math></m>
clfit R1,I2,M3	clfit <m> R1,I2</m>
clgit R1,I2,M3	clgit <m> R1,I2</m>

In the mnemonic for a compare and branch and compare and trap instruction the condition code string <m> can be any of the following:

h jump on A high

nle jump on not low or equal

l jump on A low

nhe jump on not high or equal

ne jump on A not equal B

lh jump on low or high

e jump on A equal B

nlh jump on not low or high

nl jump on A not low

he jump on high or equal

nh jump on A not high

le jump on low or equal

# 9.31.3.6 Instruction Operand Modifier

If a symbol modifier is attached to a symbol in an expression for an instruction operand field, the symbol term is replaced with a reference to an object in the global offset table (GOT) or the procedure linkage table (PLT). The following expressions are allowed: 'symbol@modifier + constant', 'symbol@modifier + label + constant', and 'symbol@modifier - label + constant'. The term 'symbol' is the symbol that will be entered into the GOT or PLT, 'label' is a local label, and 'constant' is an arbitrary expression that the assembler can evaluate to a constant value.

The term '(symbol + constant1)@modifier +/- label + constant2' is also accepted but a warning message is printed and the term is converted to 'symbol@modifier +/- label + constant1 + constant2'.

@got

The @got modifier can be used for displacement fields, 16-bit immediate fields and 32-bit pc-relative immediate fields. The @got12 modifier is synonym to @got. The symbol is added to the GOT. For displacement fields and 16-bit immediate fields the symbol term is replaced with the offset from the start of the GOT to the GOT slot for the symbol. For a 32-bit pc-relative field the pc-relative offset to the GOT slot from the current instruction address is used.

**\*\*Ogotent\*** The **\*\*Ogotent\*** modifier can be used for 32-bit pc-relative immediate fields. The symbol is added to the GOT and the symbol term is replaced with the pc-relative offset from the current instruction to the GOT slot for the symbol.

**@gotoff** The **@gotoff** modifier can be used for 16-bit immediate fields. The symbol term is replaced with the offset from the start of the GOT to the address of the symbol.

The <code>@gotplt</code> modifier can be used for displacement fields, 16-bit immediate fields, and 32-bit pc-relative immediate fields. A procedure linkage table entry is generated for the symbol and a jump slot for the symbol is added to the GOT. For displacement fields and 16-bit immediate fields the symbol term is replaced with the offset from the start of the GOT to the jump slot for the symbol. For a 32-bit pc-relative field the pc-relative offset to the jump slot from the current instruction address is used.

Oplt The Oplt modifier can be used for 16-bit and 32-bit pc-relative immediate fields. A procedure linkage table entry is generated for the symbol. The symbol term is replaced with the relative offset from the current instruction to the PLT entry for the symbol.

**@pltoff** The **@pltoff** modifier can be used for 16-bit immediate fields. The symbol term is replaced with the offset from the start of the PLT to the address of the symbol.

## @gotntpoff

The @gotntpoff modifier can be used for displacement fields. The symbol is added to the static TLS block and the negated offset to the symbol in the static TLS block is added to the GOT. The symbol term is replaced with the offset to the GOT slot from the start of the GOT.

#### @indntpoff

The @indntpoff modifier can be used for 32-bit pc-relative immediate fields. The symbol is added to the static TLS block and the negated offset to the symbol in the static TLS block is added to the GOT. The symbol term is replaced with the pc-relative offset to the GOT slot from the current instruction address.

For more information about the thread local storage modifiers 'gotntpoff' and 'indntpoff' see the ELF extension documentation 'ELF Handling For Thread-Local Storage'.

#### 9.31.3.7 Instruction Marker

The thread local storage instruction markers are used by the linker to perform code optimization.

#### :tls\_load

The :tls\_load marker is used to flag the load instruction in the initial exec TLS model that retrieves the offset from the thread pointer to a thread local storage variable from the GOT.

## :tls\_gdcall

The :tls\_gdcall marker is used to flag the branch-and-save instruction to the \_\_tls\_get\_offset function in the global dynamic TLS model.

### :tls\_ldcall

The :tls\_ldcall marker is used to flag the branch-and-save instruction to the \_\_tls\_get\_offset function in the local dynamic TLS model.

For more information about the thread local storage instruction marker and the linker optimizations see the ELF extension documentation 'ELF Handling For Thread-Local Storage'.

## 9.31.3.8 Literal Pool Entries

A literal pool is a collection of values. To access the values a pointer to the literal pool is loaded to a register, the literal pool register. Usually, register %r13 is used as the literal pool register (Section 9.31.3.1 [s390 Register], page 212). Literal pool entries are created by adding the suffix :lit1, :lit2, :lit4, or :lit8 to the end of an expression for an instruction operand. The expression is added to the literal pool and the operand is replaced with the offset to the literal in the literal pool.

- :1it1 The literal pool entry is created as an 8-bit value. An operand modifier must not be used for the original expression.
- :1it2 The literal pool entry is created as a 16 bit value. The operand modifier @got may be used in the original expression. The term 'x@got:lit2' will put the got offset for the global symbol x to the literal pool as 16 bit value.
- The literal pool entry is created as a 32-bit value. The operand modifier <code>@got</code> and <code>@plt</code> may be used in the original expression. The term 'x@got:lit4' will put the got offset for the global symbol x to the literal pool as a 32-bit value. The term 'x@plt:lit4' will put the plt offset for the global symbol x to the literal pool as a 32-bit value.
- The literal pool entry is created as a 64-bit value. The operand modifier <code>@got</code> and <code>@plt</code> may be used in the original expression. The term 'x@got:lit8' will put the got offset for the global symbol x to the literal pool as a 64-bit value. The term 'x@plt:lit8' will put the plt offset for the global symbol x to the literal pool as a 64-bit value.

The assembler directive '.ltorg' is used to emit all literal pool entries to the current position.

## 9.31.4 Assembler Directives

as for s390 supports all of the standard ELF assembler directives as outlined in the main part of this document. Some directives have been extended and there are some additional directives, which are only available for the s390 as.

.insn

This directive permits the numeric representation of an instructions and makes the assembler insert the operands according to one of the instructions formats for '.insn' (Section 9.31.3.4 [s390 Formats], page 215). example, the instruction 'l %r1,24(%r15)' could be written as '.insn rx,0x58000000,%r1,24(%r15)'.

.short

.long

.quad

This directive places one or more 16-bit (.short), 32-bit (.long), or 64-bit (.quad) values into the current section. If an ELF or TLS modifier is used only the following expressions are allowed: 'symbol@modifier + constant', 'symbol@modifier + label + constant', and 'symbol@modifier - label + constant'. The following modifiers are available:

@got

@got12 The **Q**got modifier can be used for .short, .long and .quad. The Ogot12 modifier is synonym to Ogot. The symbol is added to the GOT. The symbol term is replaced with offset from the start of the GOT to the GOT slot for the symbol.

@gotoff The **Q**gotoff modifier can be used for .short, .long and .quad. The symbol term is replaced with the offset from the start of the GOT to the address of the symbol.

The **Q**gotplt modifier can be used for .long and .quad. A procedure linkage table entry is generated for the symbol and a jump slot for the symbol is added to the GOT. The symbol term is replaced with the offset from the start of the GOT to the jump slot for the symbol.

The Opt modifier can be used for long and quad. A procedure @plt linkage table entry us generated for the symbol. The symbol term is replaced with the address of the PLT entry for the symbol.

@pltoff The Opltoff modifier can be used for .short, .long and .quad. The symbol term is replaced with the offset from the start of the PLT to the address of the symbol.

@tlsgd

@tlsldm The Otlsgd and Otlsldm modifier can be used for .long and .quad. A tls\_index structure for the symbol is added to the GOT. The symbol term is replaced with the offset from the start of the GOT to the tls\_index structure.

@gotplt

# @gotntpoff @indntpoff

The <code>@gotntpoff</code> and <code>@indntpoff</code> modifier can be used for .long and .quad. The symbol is added to the static TLS block and the negated offset to the symbol in the static TLS block is added to the GOT. For <code>@gotntpoff</code> the symbol term is replaced with the offset from the start of the GOT to the GOT slot, for <code>@indntpoff</code> the symbol term is replaced with the address of the GOT slot.

Odtpoff The Odtpoff modifier can be used for .long and .quad. The symbol term is replaced with the offset of the symbol relative to the start of the TLS block it is contained in.

**@ntpoff** The **@ntpoff** modifier can be used for .long and .quad. The symbol term is replaced with the offset of the symbol relative to the TCB pointer.

For more information about the thread local storage modifiers see the ELF extension documentation 'ELF Handling For Thread-Local Storage'.

.ltorg This directive causes the current contents of the literal pool to be dumped to the current location (Section 9.31.3.8 [s390 Literal Pool Entries], page 223).

## 9.31.5 Floating Point

The assembler recognizes both the IEEE floating-point instruction and the hexadecimal floating-point instructions. The floating-point constructors '.float', '.single', and '.double' always emit the IEEE format. To assemble hexadecimal floating-point constants the '.long' and '.quad' directives must be used.

# 9.32 SCORE Dependent Features

# 9.32.1 Options

The following table lists all available SCORE options.

-G num This option sets the largest size of an object that can be referenced implicitly with the gp register. The default value is 8.

-EB Assemble code for a big-endian cpu
 -EL Assemble code for a little-endian cpu
 -FIXDD Assemble code for fix data dependency

-NWARN Assemble code for no warning message for fix data dependency

-SCORE5 Assemble code for target is SCORE5
-SCORE5U Assemble code for target is SCORE5U

-SCORE7 Assemble code for target is SCORE7, this is default setting

-SCORE3 Assemble code for target is SCORE3

#### -march=score7

Assemble code for target is SCORE7, this is default setting

#### -march=score3

Assemble code for target is SCORE3

- -USE\_R1 Assemble code for no warning message when using temp register r1
- -KPIC Generate code for PIC. This option tells the assembler to generate score position-independent macro expansions. It also tells the assembler to mark the output file as PIC.
- -00 Assembler will not perform any optimizations
- -V Sunplus release version

## 9.32.2 SCORE Assembler Directives

A number of assembler directives are available for SCORE. The following table is far from complete.

#### .set nwarn

Let the assembler not to generate warnings if the source machine language instructions happen data dependency.

#### .set fixdd

Let the assembler to insert bubbles (32 bit nop instruction / 16 bit nop! Instruction) if the source machine language instructions happen data dependency.

#### .set nofixdd

Let the assembler to generate warnings if the source machine language instructions happen data dependency. (Default)

.set r1 Let the assembler not to generate warnings if the source program uses r1. allow user to use r1

set nor1 Let the assembler to generate warnings if the source program uses r1. (Default)

.sdata Tell the assembler to add subsequent data into the sdata section

.rdata Tell the assembler to add subsequent data into the rdata section

## .frame "frame-register", "offset", "return-pc-register"

Describe a stack frame. "frame-register" is the frame register, "offset" is the distance from the frame register to the virtual frame pointer, "return-pc-register" is the return program register. You must use ".ent" before ".frame" and only one ".frame" can be used per ".ent".

## .mask "bitmask", "frameoffset"

Indicate which of the integer registers are saved in the current function's stack frame, this is for the debugger to explain the frame chain.

## .ent "proc-name"

Set the beginning of the procedure "proc\_name". Use this directive when you want to generate information for the debugger.

#### .end proc-name

Set the end of a procedure. Use this directive to generate information for the debugger.

.bss Switch the destination of following statements into the bss section, which is used for data that is uninitialized anywhere.

# 9.33 Renesas / SuperH SH Dependent Features

## 9.33.1 Options

as has following command-line options for the Renesas (formerly Hitachi) / SuperH SH family.

- --little Generate little endian code.
- --big Generate big endian code.
- --relax Alter jump instructions for long displacements.
- --small Align sections to 4 byte boundaries, not 16.
- --dsp Enable sh-dsp insns, and disable sh3e / sh4 insns.

#### --renesas

Disable optimization with section symbol for compatibility with Renesas assembler.

### --allow-reg-prefix

Allow '\$' as a register name prefix.

- --fdpic Generate an FDPIC object file.
- --isa=sh4 | sh4a

Specify the sh4 or sh4a instruction set.

--isa=dsp

Enable sh-dsp insns, and disable sh3e / sh4 insns.

- --isa=fp Enable sh2e, sh3e, sh4, and sh4a insn sets.
- --isa=all

Enable sh1, sh2, sh2e, sh3, sh3e, sh4, sh4a, and sh-dsp insn sets.

-h-tick-hex

Support H'00 style hex constants in addition to 0x00 style.

## 9.33.2 Syntax

## 9.33.2.1 Special Characters

'!' is the line comment character.

You can use ';' instead of a newline to separate statements.

Since '\$' has no special meaning, you may use it in symbol names.

## 9.33.2.2 Register Names

You can use the predefined symbols 'r0', 'r1', 'r2', 'r3', 'r4', 'r5', 'r6', 'r7', 'r8', 'r9', 'r10', 'r11', 'r12', 'r13', 'r14', and 'r15' to refer to the SH registers.

The SH also has these control registers:

pr procedure register (holds return address)

pc program counter

mach

macl high and low multiply accumulator registers

sr status register

gbr global base register

vbr vector base register (for interrupt vectors)

## 9.33.2.3 Addressing Modes

as understands the following addressing modes for the SH.  $\mathtt{Rn}$  in the following refers to any of the numbered registers, but *not* the control registers.

Rn Register direct

**QRn** Register indirect

**@-Rn** Register indirect with pre-decrement

@Rn+ Register indirect with post-increment

@(disp, Rn)

Register indirect with displacement

@(RO, Rn)

Register indexed

@(disp, GBR)

**GBR** offset

@(RO, GBR)

GBR indexed

addr

@(disp, PC)

PC relative address (for branch or for addressing memory). The **as** implementation allows you to use the simpler form *addr* anywhere a PC relative address is called for; the alternate form is supported for compatibility with other assemblers.

#imm Immediate data

## 9.33.3 Floating Point

SH2E, SH3E and SH4 groups have on-chip floating-point unit (FPU). Other SH groups can use .float directive to generate IEEE floating-point numbers.

SH2E and SH3E support single-precision floating point calculations as well as entirely PCAPI compatible emulation of double-precision floating point calculations. SH2E and SH3E instructions are a subset of the floating point calculations conforming to the IEEE754 standard.

In addition to single-precision and double-precision floating-point operation capability, the on-chip FPU of SH4 has a 128-bit graphic engine that enables 32-bit floating-point data to be processed 128 bits at a time. It also supports 4 \* 4 array operations and inner product operations. Also, a superscalar architecture is employed that enables simultaneous execution of two instructions (including FPU instructions), providing performance of up to twice that of conventional architectures at the same frequency.

# 9.33.4 SH Machine Directives

uaword

ualong

as will issue a warning when a misaligned .word or .long directive is used. You may use .uaword or .ualong to indicate that the value is intentionally misaligned.

# 9.33.5 Opcodes

For detailed information on the SH machine instruction set, see SH-Microcomputer User's Manual (Renesas) or SH-4 32-bit CPU Core Architecture (SuperH) and SuperH (SH) 64-Bit RISC Series (SuperH).

as implements all the standard SH opcodes. No additional pseudo-instructions are needed on this family. Note, however, that because as supports a simpler form of PC-relative addressing, you may simply write (for example)

mov.l bar,r0

where other assemblers might require an explicit displacement to bar from the program counter:

mov.l @(disp, PC)

# 9.34 SuperH SH64 Dependent Features

# **9.34.1 Options**

#### -isa=sh4 | sh4a

Specify the sh4 or sh4a instruction set.

- -isa=dsp Enable sh-dsp insns, and disable sh3e / sh4 insns.
- -isa=fp Enable sh2e, sh3e, sh4, and sh4a insn sets.
- -isa=all Enable sh1, sh2, sh2e, sh3, sh3e, sh4, sh4a, and sh-dsp insn sets.

#### -isa=shmedia | -isa=shcompact

Specify the default instruction set. SHmedia specifies the 32-bit opcodes, and SHcompact specifies the 16-bit opcodes compatible with previous SH families. The default depends on the ABI selected; the default for the 64-bit ABI is SHmedia, and the default for the 32-bit ABI is SHcompact. If neither the ABI nor the ISA is specified, the default is 32-bit SHcompact.

Note that the .mode pseudo-op is not permitted if the ISA is not specified on the command line.

#### -abi=32 | -abi=64

Specify the default ABI. If the ISA is specified and the ABI is not, the default ABI depends on the ISA, with SHmedia defaulting to 64-bit and SHcompact defaulting to 32-bit.

Note that the .abi pseudo-op is not permitted if the ABI is not specified on the command line. When the ABI is specified on the command line, any .abi pseudo-ops in the source must match it.

### -shcompact-const-crange

Emit code-range descriptors for constants in SHcompact code sections.

-no-mix Disallow SHmedia code in the same section as constants and SHcompact code.

### -no-expand

Do not expand MOVI, PT, PTA or PTB instructions.

#### -expand-pt32

With -abi=64, expand PT, PTA and PTB instructions to 32 bits only.

#### -h-tick-hex

Support H'00 style hex constants in addition to 0x00 style.

## 9.34.2 Syntax

## 9.34.2.1 Special Characters

'!' is the line comment character.

You can use ';' instead of a newline to separate statements.

Since '\$' has no special meaning, you may use it in symbol names.

# 9.34.2.2 Register Names

You can use the predefined symbols 'r0' through 'r63' to refer to the SH64 general registers, 'cr0' through cr63 for control registers, 'tr0' through 'tr7' for target address registers, 'fr0' through 'fr63' for single-precision floating point registers, 'dr0' through 'dr62' (even numbered registers only) for double-precision floating point registers, 'fr0' through 'fr60' (multiples of four only) for single-precision floating point vectors, 'fp0' through 'fr62' (even numbered registers only) for single-precision floating point pairs, 'mtrx0' through 'mtrx48' (multiples of 16 only) for 4x4 matrices of single-precision floating point registers, 'pc' for the program counter, and 'fpscr' for the floating point status and control register.

You can also refer to the control registers by the mnemonics 'sr', 'ssr', 'pssr', 'intevt', 'expevt', 'pexpevt', 'tra', 'spc', 'pspc', 'resvec', 'vbr', 'tea', 'dcr', 'kcr0', 'kcr1', 'ctc', and 'usr'.

## 9.34.2.3 Addressing Modes

SH64 operands consist of either a register or immediate value. The immediate value can be a constant or label reference (or portion of a label reference), as in this example:

```
movi 4,r2
pt function, tr4
movi (function >> 16) & 65535,r0
shori function & 65535, r0
ld.l r0,4,r0
```

Instruction label references can reference labels in either SHmedia or SHcompact. To differentiate between the two, labels in SHmedia sections will always have the least significant bit set (i.e. they will be odd), which SHcompact labels will have the least significant bit reset (i.e. they will be even). If you need to reference the actual address of a label, you can use the datalabel modifier, as in this example:

```
.long function
.long datalabel function
```

In that example, the first longword may or may not have the least significant bit set depending on whether the label is an SHmedia label or an SHcompact label. The second longword will be the actual address of the label, regardless of what type of label it is.

#### 9.34.3 SH64 Machine Directives

In addition to the SH directives, the SH64 provides the following directives:

```
.mode [shmedia|shcompact]
.isa [shmedia|shcompact]
```

Specify the ISA for the following instructions (the two directives are equivalent). Note that programs such as objdump rely on symbolic labels to determine when such mode switches occur (by checking the least significant bit of the label's address), so such mode/isa changes should always be followed by a label (in practice, this is true anyway). Note that you cannot use these directives if you didn't specify an ISA on the command line.

.abi [32|64]

Specify the ABI for the following instructions. Note that you cannot use this directive unless you specified an ABI on the command line, and the ABIs specified must match.

.uaquad Like .uaword and .ualong, this allows you to specify an intentionally unaligned quadword (64 bit word).

# 9.34.4 Opcodes

For detailed information on the SH64 machine instruction set, see SuperH 64 bit RISC Series Architecture Manual (SuperH, Inc.).

as implements all the standard SH64 opcodes. In addition, the following pseudo-opcodes may be expanded into one or more alternate opcodes:

movi If the value doesn't fit into a standard movi opcode, as will replace the movi with a sequence of movi and shori opcodes.

This expands to a sequence of movi and shori opcode, followed by a ptrel opcode, or to a pta or ptb opcode, depending on the label referenced.

# 9.35 SPARC Dependent Features

## 9.35.1 Options

The SPARC chip family includes several successive versions, using the same core instruction set, but including a few additional instructions at each version. There are exceptions to this however. For details on what instructions each variant supports, please see the chip's architecture reference manual.

By default, as assumes the core instruction set (SPARC v6), but "bumps" the architecture level as needed: it switches to successively higher architectures as it encounters instructions that only exist in the higher levels.

If not configured for SPARC v9 (sparc64-\*-\*) GAS will not bump past sparclite by default, an option must be passed to enable the v9 instructions.

GAS treats sparclite as being compatible with v8, unless an architecture is explicitly requested. SPARC v9 is always incompatible with sparclite.

```
-Av6 | -Av7 | -Av8 | -Asparclet | -Asparclite
```

#### -Av8plus | -Av8plusa | -Av9 | -Av9a

Use one of the '-A' options to select one of the SPARC architectures explicitly. If you select an architecture explicitly, as reports a fatal error if it encounters an instruction or feature requiring an incompatible or higher level.

'-Av8plus' and '-Av8plusa' select a 32 bit environment.

'-Av9' and '-Av9a' select a 64 bit environment and are not available unless GAS is explicitly configured with 64 bit environment support.

'-Av8plusa' and '-Av9a' enable the SPARC V9 instruction set with Ultra-SPARC extensions.

#### -xarch=v8plus | -xarch=v8plusa

For compatibility with the SunOS v9 assembler. These options are equivalent to -Av8plus and -Av8plusa, respectively.

- -bump Warn whenever it is necessary to switch to another level. If an architecture level is explicitly requested, GAS will not issue warnings until that level is reached, and will then bump the level as required (except between incompatible levels).
- -32 | -64 Select the word size, either 32 bits or 64 bits. These options are only available with the ELF object file format, and require that the necessary BFD support has been included.

## 9.35.2 Enforcing aligned data

SPARC GAS normally permits data to be misaligned. For example, it permits the .long pseudo-op to be used on a byte boundary. However, the native SunOS assemblers issue an error when they see misaligned data.

You can use the --enforce-aligned-data option to make SPARC GAS also issue an error about misaligned data, just as the SunOS assemblers do.

The --enforce-aligned-data option is not the default because gcc issues misaligned data pseudo-ops when it initializes certain packed data structures (structures defined using the packed attribute). You may have to assemble with GAS in order to initialize packed data structures in your own code.

## 9.35.3 Sparc Syntax

The assembler syntax closely follows The Sparc Architecture Manual, versions 8 and 9, as well as most extensions defined by Sun for their UltraSPARC and Niagara line of processors.

## 9.35.3.1 Special Characters

'#' is the line comment character.

';' can be used instead of a newline to separate statements.

## 9.35.3.2 Register Names

The Sparc integer register file is broken down into global, outgoing, local, and incoming.

- The 8 global registers are referred to as '%gn'.
- The 8 outgoing registers are referred to as '%on'.
- The 8 local registers are referred to as '%ln'.
- The 8 incoming registers are referred to as '%in'.
- The frame pointer register '%i6' can be referenced using the alias '%fp'.
- The stack pointer register '%06' can be referenced using the alias '%sp'.

Floating point registers are simply referred to as '%fn'. When assembling for pre-V9, only 32 floating point registers are available. For V9 and later there are 64, but there are restrictions when referencing the upper 32 registers. They can only be accessed as double or quad, and thus only even or quad numbered accesses are allowed. For example, '%f34' is a legal floating point register, but '%f35' is not.

Certain V9 instructions allow access to ancillary state registers. Most simply they can be referred to as '%asrn' where n can be from 16 to 31. However, there are some aliases defined to reference ASR registers defined for various UltraSPARC processors:

- The tick compare register is referred to as '%tick\_cmpr'.
- The system tick register is referred to as '%stick'. An alias, '%sys\_tick', exists but is deprecated and should not be used by new software.
- The system tick compare register is referred to as '%stick\_cmpr'. An alias '%sys\_tick\_cmpr', exists but is deprecated and should not be used by new software.
- The software interrupt register is referred to as '%softint'.
- The set software interrupt register is referred to as '%set\_softint'. The mnemonic '%softint\_set' is provided as an alias.
- The clear software interrupt register is referred to as '%clear\_softint'. The mnemonic '%softint\_clear' is provided as an alias.
- The performance instrumentation counters register is referred to as '%pic'.
- The performance control register is referred to as '%pcr'.
- The graphics status register is referred to as '%gsr'.
- The V9 dispatch control register is referred to as '%dcr'.

Various V9 branch and conditional move instructions allow specification of which set of integer condition codes to test. These are referred to as '%xcc' and '%icc'.

In V9, there are 4 sets of floating point condition codes which are referred to as '%fccn'. Several special privileged and non-privileged registers exist:

- The V9 address space identifier register is referred to as '%asi'.
- The V9 restorable windows register is referred to as '%canrestore'.
- The V9 savable windows register is referred to as '%cansave'.
- The V9 clean windows register is referred to as '%cleanwin'.
- The V9 current window pointer register is referred to as '%cwp'.
- The floating-point queue register is referred to as '%fq'.
- The V8 co-processor queue register is referred to as '%cq'.
- The floating point status register is referred to as '%fsr'.
- The other windows register is referred to as '%otherwin'.
- The V9 program counter register is referred to as '%pc'.
- The V9 next program counter register is referred to as '%npc'.
- The V9 processor interrupt level register is referred to as '%pil'.
- The V9 processor state register is referred to as '%pstate'.
- The trap base address register is referred to as '%tba'.
- The V9 tick register is referred to as '%tick'.
- The V9 trap level is referred to as '%t1'.
- The V9 trap program counter is referred to as '%tpc'.
- The V9 trap next program counter is referred to as '%tnpc'.
- The V9 trap state is referred to as '%tstate'.
- The V9 trap type is referred to as '%tt'.
- The V9 condition codes is referred to as '%ccr'.
- The V9 floating-point registers state is referred to as '%fprs'.
- The V9 version register is referred to as '%ver'.
- The V9 window state register is referred to as '%wstate'.
- The Y register is referred to as '%y'.
- The V8 window invalid mask register is referred to as '%wim'.
- The V8 processor state register is referred to as '%psr'.
- The V9 global register level register is referred to as '%gl'.

Several special register names exist for hypervisor mode code:

- The hyperprivileged processor state register is referred to as '%hpstate'.
- The hyperprivileged trap state register is referred to as '%htstate'.
- The hyperprivileged interrupt pending register is referred to as '%hintp'.
- The hyperprivileged trap base address register is referred to as '%htba'.
- The hyperprivileged implementation version register is referred to as '%hver'.
- The hyperprivileged system tick compare register is referred to as '%hstick\_cmpr'. Note that there is no '%hstick' register, the normal '%stick' is used.

## 9.35.3.3 Constants

Several Sparc instructions take an immediate operand field for which mnemonic names exist. Two such examples are 'membar' and 'prefetch'. Another example are the set of V9 memory access instruction that allow specification of an address space identifier.

The 'membar' instruction specifies a memory barrier that is the defined by the operand which is a bitmask. The supported mask mnemonics are:

- '#Sync' requests that all operations (including nonmemory reference operations) appearing prior to the membar must have been performed and the effects of any exceptions become visible before any instructions after the membar may be initiated. This corresponds to membar cmask field bit 2.
- '#MemIssue' requests that all memory reference operations appearing prior to the membar must have been performed before any memory operation after the membar may be initiated. This corresponds to membar cmask field bit 1.
- '#Lookaside' requests that a store appearing prior to the membar must complete before any load following the membar referencing the same address can be initiated. This corresponds to membar cmask field bit 0.
- '#StoreStore' defines that the effects of all stores appearing prior to the membar instruction must be visible to all processors before the effect of any stores following the membar. Equivalent to the deprecated stbar instruction. This corresponds to membar mmask field bit 3.
- '#LoadStore' defines all loads appearing prior to the membar instruction must have been performed before the effect of any stores following the membar is visible to any other processor. This corresponds to membar mmask field bit 2.
- '#StoreLoad' defines that the effects of all stores appearing prior to the membar instruction must be visible to all processors before loads following the membar may be performed. This corresponds to membar mmask field bit 1.
- '#LoadLoad' defines that all loads appearing prior to the membar instruction must have been performed before any loads following the membar may be performed. This corresponds to membar mmask field bit 0.

These values can be ored together, for example:

```
membar #Sync
membar #StoreLoad | #LoadLoad
membar #StoreLoad | #StoreStore
```

The prefetch and prefetcha instructions take a prefetch function code. The following prefetch function code constant mnemonics are available:

- '#n\_reads' requests a prefetch for several reads, and corresponds to a prefetch function code of 0.
  - '#one\_read' requests a prefetch for one read, and corresponds to a prefetch function code of 1.
  - '#n\_writes' requests a prefetch for several writes (and possibly reads), and corresponds to a prefetch function code of 2.
  - '#one\_write' requests a prefetch for one write, and corresponds to a prefetch function code of 3.

'#page' requests a prefetch page, and corresponds to a prefetch function code of 4.

'#invalidate' requests a prefetch invalidate, and corresponds to a prefetch function code of 16.

'#unified' requests a prefetch to the nearest unified cache, and corresponds to a prefetch function code of 17.

'#n\_reads\_strong' requests a strong prefetch for several reads, and corresponds to a prefetch function code of 20.

'#one\_read\_strong' requests a strong prefetch for one read, and corresponds to a prefetch function code of 21.

'#n\_writes\_strong' requests a strong prefetch for several writes, and corresponds to a prefetch function code of 22.

'#one\_write\_strong' requests a strong prefetch for one write, and corresponds to a prefetch function code of 23.

Onle one prefetch code may be specified. Here are some examples:

```
prefetch [%10 + %12], #one_read
prefetch [%g2 + 8], #n_writes
prefetcha [%g1] 0x8, #unified
prefetcha [%o0 + 0x10] %asi, #n_reads
```

The actual behavior of a given prefetch function code is processor specific. If a processor does not implement a given prefetch function code, it will treat the prefetch instruction as a nop.

For instructions that accept an immediate address space identifier, as provides many mnemonics corresponding to V9 defined as well as UltraSPARC and Niagara extended values. For example, '#ASI\_P' and '#ASI\_BLK\_INIT\_QUAD\_LDD\_AIUS'. See the V9 and processor specific manuals for details.

#### 9.35.3.4 Relocations

ELF relocations are available as defined in the 32-bit and 64-bit Sparc ELF specifications.

R\_SPARC\_HI22 is obtained using '%hi' and R\_SPARC\_L010 is obtained using '%lo'. Likewise R\_SPARC\_HIX22 is obtained from '%hix' and R\_SPARC\_L0X10 is obtained using '%lox'. For example:

```
sethi %hi(symbol), %g1
or %g1, %lo(symbol), %g1
sethi %hix(symbol), %g1
xor %g1, %lox(symbol), %g1
```

These "high" mnemonics extract bits 31:10 of their operand, and the "low" mnemonics extract bits 9:0 of their operand.

V9 code model relocations can be requested as follows:

- R\_SPARC\_HH22 is requested using '%hh'. It can also be generated using '%uhi'.
- R\_SPARC\_HM10 is requested using '%hm'. It can also be generated using '%ulo'.
- R\_SPARC\_LM22 is requested using '%lm'.
- R\_SPARC\_H44 is requested using '%h44'.

- R\_SPARC\_M44 is requested using '%m44'.
- R\_SPARC\_L44 is requested using '%144'.

The PC relative relocation R\_SPARC\_PC22 can be obtained by enclosing an operand inside of '%pc22'. Likewise, the R\_SPARC\_PC10 relocation can be obtained using '%pc10'. These are mostly used when assembling PIC code. For example, the standard PIC sequence on Sparc to get the base of the global offset table, PC relative, into a register, can be performed as:

```
sethi %pc22(_GLOBAL_OFFSET_TABLE_-4), %17
add %17, %pc10(_GLOBAL_OFFSET_TABLE_+4), %17
```

Several relocations exist to allow the link editor to potentially optimize GOT data references. The R\_SPARC\_GOTDATA\_OP\_HIX22 relocation can obtained by enclosing an operand inside of '%gdop\_hix22'. The R\_SPARC\_GOTDATA\_OP\_LOX10 relocation can obtained by enclosing an operand inside of '%gdop\_lox10'. Likewise, R\_SPARC\_GOTDATA\_OP can be obtained by enclosing an operand inside of '%gdop'. For example, assuming the GOT base is in register %17:

```
sethi %gdop_hix22(symbol), %11
xor %11, %gdop_lox10(symbol), %11
ld [%17 + %11], %12, %gdop(symbol)
```

There are many relocations that can be requested for access to thread local storage variables. All of the Sparc TLS mnemonics are supported:

- R\_SPARC\_TLS\_GD\_HI22 is requested using '%tgd\_hi22'.
- R\_SPARC\_TLS\_GD\_L010 is requested using '%tgd\_lo10'.
- R\_SPARC\_TLS\_GD\_ADD is requested using '%tgd\_add'.
- R\_SPARC\_TLS\_GD\_CALL is requested using '%tgd\_call'.
- R\_SPARC\_TLS\_LDM\_HI22 is requested using '%tldm\_hi22'.
- R\_SPARC\_TLS\_LDM\_L010 is requested using '%tldm\_lo10'.
- R\_SPARC\_TLS\_LDM\_ADD is requested using '%tldm\_add'.
- R\_SPARC\_TLS\_LDM\_CALL is requested using '%tldm\_call'.
- R\_SPARC\_TLS\_LDO\_HIX22 is requested using '%tldo\_hix22'.
- R\_SPARC\_TLS\_LDO\_LOX10 is requested using '%tldo\_lox10'.
- R\_SPARC\_TLS\_LDO\_ADD is requested using '%tldo\_add'.
- R\_SPARC\_TLS\_IE\_HI22 is requested using '%tie\_hi22'.
- R\_SPARC\_TLS\_IE\_L010 is requested using '%tie\_lo10'.
- R\_SPARC\_TLS\_IE\_LD is requested using '%tie\_ld'.
- R\_SPARC\_TLS\_IE\_LDX is requested using '%tie\_ldx'.
- R\_SPARC\_TLS\_IE\_ADD is requested using '%tie\_add'.
- R\_SPARC\_TLS\_LE\_HIX22 is requested using '%tle\_hix22'.
- R\_SPARC\_TLS\_LE\_LOX10 is requested using '%tle\_lox10'.

Here are some example TLS model sequences.

First, General Dynamic:

```
%tgd_hi22(symbol), %l1
  sethi
         %11, %tgd_lo10(symbol), %11
  add
  add
         %17, %11, %00, %tgd_add(symbol)
          __tls_get_addr, %tgd_call(symbol)
  call
  nop
Local Dynamic:
  sethi
         %tldm_hi22(symbol), %l1
         %11, %tldm_lo10(symbol), %11
  add
  add
         %17, %11, %00, %tldm_add(symbol)
  call
          __tls_get_addr, %tldm_call(symbol)
  nop
  sethi
         %tldo_hix22(symbol), %11
         %11, %tldo_lox10(symbol), %11
  xor
  add
         %00, %11, %11, %tldo_add(symbol)
Initial Exec:
  sethi
         %tie_hi22(symbol), %11
         %11, %tie_lo10(symbol), %11
  add
  ld
          [%17 + %11], %o0, %tie_ld(symbol)
         %g7, %o0, %o0, %tie_add(symbol)
  add
         %tie_hi22(symbol), %l1
  sethi
  add
         %11, %tie_lo10(symbol), %11
          [%17 + %11], %o0, %tie_ldx(symbol)
  ldx
  add
         %g7, %o0, %o0, %tie_add(symbol)
And finally, Local Exec:
         %tle_hix22(symbol), %11
         %11, %tle_lox10(symbol), %11
  add
  add
         %g7, %l1, %l1
```

When assembling for 64-bit, and a secondary constant addend is specified in an address expression that would normally generate an R\_SPARC\_LO10 relocation, the assembler will emit an R\_SPARC\_OLO10 instead.

#### 9.35.3.5 Size Translations

Often it is desirable to write code in an operand size agnostic manner. as provides support for this via operand size opcode translations. Translations are supported for loads, stores, shifts, compare-and-swap atomics, and the 'clr' synthetic instruction.

If generating 32-bit code, as will generate the 32-bit opcode. Whereas if 64-bit code is being generated, the 64-bit opcode will be emitted. For example 1dn will be transformed into 1d for 32-bit code and 1dx for 64-bit code.

Here is an example meant to demonstrate all the supported opcode translations:

```
ldn [%00], %01
ldna [%00] %asi, %02
stn %01, [%00]
```

```
%o2, [%o0] %asi
  stna
       %o3, 3, %o3
  slln
  srln
       %o4, 8, %o4
  sran %o5, 12, %o5
       [%00], %01, %02
  casn
  casna [%00] %asi, %01, %02
  clrn %g1
In 32-bit mode as will emit:
        [%00], %01
  ld
  lda
       [%o0] %asi, %o2
       %o1, [%o0]
  st
       %o2, [%o0] %asi
  sta
       %03, 3, %03
  sll
  srl
       %04, 8, %04
       %05, 12, %05
  sra
       [%00], %01, %02
  casa [%o0] %asi, %o1, %o2
  clr
      %g1
And in 64-bit mode as will emit:
  ldx
         [%00], %01
  ldxa
        [%o0] %asi, %o2
        %o1, [%o0]
  stx
        %o2, [%o0] %asi
  stxa
       %03, 3, %03
  sllx
       %o4, 8, %o4
  srlx
  srax %o5, 12, %o5
        [%00], %01, %02
  casx
  casxa [%00] %asi, %01, %02
  clrx %g1
```

Finally, the '.nword' translating directive is supported as well. It is documented in the section on Sparc machine directives.

### 9.35.4 Floating Point

The Sparc uses IEEE floating-point numbers.

# 9.35.5 Sparc Machine Directives

The Sparc version of as supports the following additional machine directives:

- .align This must be followed by the desired alignment in bytes.
- .common This must be followed by a symbol name, a positive number, and "bss". This behaves somewhat like .comm, but the syntax is different.
- .half This is functionally identical to .short.
- .nword On the Sparc, the .nword directive produces native word sized value, ie. if assembling with -32 it is equivalent to .word, if assembling with -64 it is equivalent to .xword.

.proc This directive is ignored. Any text following it on the same line is also ignored.

.register

This directive declares use of a global application or system register. It must be followed by a register name %g2, %g3, %g6 or %g7, comma and the symbol name for that register. If symbol name is #scratch, it is a scratch register, if it is #ignore, it just suppresses any errors about using undeclared global register, but does not emit any information about it into the object file. This can be useful e.g. if you save the register before use and restore it after.

.reserve This must be followed by a symbol name, a positive number, and "bss". This behaves somewhat like .lcomm, but the syntax is different.

.seg This must be followed by "text", "data", or "data1". It behaves like .text, .data, or .data 1.

.skip This is functionally identical to the .space directive.

.word On the Sparc, the .word directive produces 32 bit values, instead of the 16 bit values it produces on many other machines.

.xword On the Sparc V9 processor, the .xword directive produces 64 bit values.

# 9.36 TIC54X Dependent Features

### 9.36.1 Options

The TMS320C54X version of as has a few machine-dependent options.

You can use the '-mfar-mode' option to enable extended addressing mode. All addresses will be assumed to be > 16 bits, and the appropriate relocation types will be used. This option is equivalent to using the '.far\_mode' directive in the assembly code. If you do not use the '-mfar-mode' option, all references will be assumed to be 16 bits. This option may be abbreviated to '-mf'.

You can use the '-mcpu' option to specify a particular CPU. This option is equivalent to using the '.version' directive in the assembly code. For recognized CPU codes, see See Section 9.36.9 [.version], page 246. The default CPU version is '542'.

You can use the '-merrors-to-file' option to redirect error output to a file (this provided for those deficient environments which don't provide adequate output redirection). This option may be abbreviated to '-me'.

### 9.36.2 Blocking

A blocked section or memory block is guaranteed not to cross the blocking boundary (usually a page, or 128 words) if it is smaller than the blocking size, or to start on a page boundary if it is larger than the blocking size.

# 9.36.3 Environment Settings

'C54XDSP\_DIR' and 'A\_DIR' are semicolon-separated paths which are added to the list of directories normally searched for source and include files. 'C54XDSP\_DIR' will override 'A\_DIR'.

### 9.36.4 Constants Syntax

The TIC54X version of as allows the following additional constant formats, using a suffix to indicate the radix:

Binary 000000B, 011000b Octal 10Q, 224q Hexadecimal 45h, 0FH

# 9.36.5 String Substitution

A subset of allowable symbols (which we'll call subsyms) may be assigned arbitrary string values. This is roughly equivalent to C preprocessor #define macros. When as encounters one of these symbols, the symbol is replaced in the input stream by its string value. Subsym names **must** begin with a letter.

Subsyms may be defined using the .asg and .eval directives (See Section 9.36.9 [.asg], page 246, See Section 9.36.9 [.eval], page 246.

Expansion is recursive until a previously encountered symbol is seen, at which point substitution stops.

In this example, x is replaced with SYM2; SYM2 is replaced with SYM1, and SYM1 is replaced with x. At this point, x has already been encountered and the substitution stops.

```
.asg "x",SYM1
.asg "SYM1",SYM2
.asg "SYM2",x
add x,a ; final code assembled is "add x, a"
```

Macro parameters are converted to subsyms; a side effect of this is the normal as '\ARG' dereferencing syntax is unnecessary. Subsyms defined within a macro will have global scope, unless the .var directive is used to identify the subsym as a local macro variable see Section 9.36.9 [.var], page 246.

Substitution may be forced in situations where replacement might be ambiguous by placing colons on either side of the subsym. The following code:

```
.eval "10",x
LAB:X: add #x, a
```

When assembled becomes:

```
LAB10 add #10, a
```

Smaller parts of the string assigned to a subsym may be accessed with the following syntax:

```
:symbol(char_index):
```

Evaluates to a single-character string, the character at *char\_index*.

```
:symbol(start,length):
```

Evaluates to a substring of symbol beginning at start with length length.

#### 9.36.6 Local Labels

Local labels may be defined in two ways:

- \$N, where N is a decimal number between 0 and 9
- LABEL?, where LABEL is any legal symbol name.

Local labels thus defined may be redefined or automatically generated. The scope of a local label is based on when it may be undefined or reset. This happens when one of the following situations is encountered:

- .newblock directive see Section 9.36.9 [.newblock], page 246
- The current section is changed (.sect, .text, or .data)
- Entering or leaving an included file
- The macro scope where the label was defined is exited

#### 9.36.7 Math Builtins

The following built-in functions may be used to generate a floating-point value. All return a floating-point value except '\$cvi', '\$int', and '\$sgn', which return an integer value.

```
$acos(expr)
```

Returns the floating point arccosine of expr.

\$asin(expr)

Returns the floating point arcsine of expr.

\$atan(expr)

Returns the floating point arctangent of expr.

\$atan2(expr1,expr2)

Returns the floating point arctangent of expr1 / expr2.

\$ceil(expr)

Returns the smallest integer not less than expr as floating point.

\$cosh(expr)

Returns the floating point hyperbolic cosine of expr.

\$cos(expr)

Returns the floating point cosine of expr.

\$cvf(expr)

Returns the integer value expr converted to floating-point.

\$cvi(expr)

Returns the floating point value expr converted to integer.

\$exp(expr)

Returns the floating point value e ^ expr.

\$fabs(expr)

Returns the floating point absolute value of expr.

\$floor(expr)

Returns the largest integer that is not greater than expr as floating point.

\$fmod(expr1,expr2)

Returns the floating point remainder of expr1 / expr2.

\$int(expr)

Returns 1 if expr evaluates to an integer, zero otherwise.

\$ldexp(expr1,expr2)

Returns the floating point value  $expr1 * 2 ^ expr2$ .

\$log10(expr)

Returns the base 10 logarithm of expr.

\$log(expr)

Returns the natural logarithm of expr.

\$max(expr1,expr2)

Returns the floating point maximum of expr1 and expr2.

\$min(expr1,expr2)

Returns the floating point minimum of expr1 and expr2.

\$pow(expr1,expr2)

Returns the floating point value expr1 ^ expr2.

#### \$round(expr)

Returns the nearest integer to expr as a floating point number.

### \$sgn(expr)

Returns -1, 0, or 1 based on the sign of expr.

#### \$sin(expr)

Returns the floating point sine of expr.

#### \$sinh(expr)

Returns the floating point hyperbolic sine of expr.

### \$sqrt(expr)

Returns the floating point square root of expr.

#### \$tan(expr)

Returns the floating point tangent of expr.

#### \$tanh(expr)

Returns the floating point hyperbolic tangent of expr.

#### \$trunc(expr)

Returns the integer value of expr truncated towards zero as floating point.

### 9.36.8 Extended Addressing

The LDX pseudo-op is provided for loading the extended addressing bits of a label or address. For example, if an address <code>\_label</code> resides in extended program memory, the value of <code>\_label</code> may be loaded as follows:

```
ldx #_label,16,a ; loads extended bits of _label
or #_label,a ; loads lower 16 bits of _label
bacc a ; full address is in accumulator A
```

#### 9.36.9 Directives

#### .align [size]

.even Align the section program counter on the next boundary, based on size. size may be any power of 2. .even is equivalent to .align with a size of 2.

- 1 Align SPC to word boundary
- 2 Align SPC to longword boundary (same as .even)
- 128 Align SPC to page boundary

#### .asg string, name

Assign name the string string. String replacement is performed on string before assignment.

#### .eval string, name

Evaluate the contents of string string and assign the result as a string to the subsym name. String replacement is performed on string before assignment.

### .bss symbol, size [, [blocking\_flag] [,alignment\_flag]]

Reserve space for *symbol* in the .bss section. *size* is in words. If present, *block-ing\_flag* indicates the allocated space should be aligned on a page boundary if it would otherwise cross a page boundary. If present, *alignment\_flag* causes the assembler to allocate *size* on a long word boundary.

```
.byte value [,...,value_n]
.ubyte value [,...,value_n]
.char value [,...,value_n]
.uchar value [,...,value_n]
```

Place one or more bytes into consecutive words of the current section. The upper 8 bits of each word is zero-filled. If a label is used, it points to the word allocated for the first byte encountered.

#### .clink ["section\_name"]

Set STYP\_CLINK flag for this section, which indicates to the linker that if no symbols from this section are referenced, the section should not be included in the link. If <code>section\_name</code> is omitted, the current section is used.

.c\_mode TBD.

```
.copy "filename" | filename
.include "filename" | filename
```

Read source statements from *filename*. The normal include search path is used. Normally .copy will cause statements from the included file to be printed in the assembly listing and .include will not, but this distinction is not currently implemented.

.data Begin assembling code into the .data section.

```
.double value [,...,value_n]
.ldouble value [,...,value_n]
.float value [,...,value_n]
.xfloat value [,...,value_n]
```

Place an IEEE single-precision floating-point representation of one or more floating-point values into the current section. All but .xfloat align the result on a longword boundary. Values are stored most-significant word first.

.drlist

Control printing of directives to the listing file. Ignored.

```
.emsg string
.mmsg string
.wmsg string
```

Emit a user-defined error, message, or warning, respectively.

#### .far\_mode

Use extended addressing when assembling statements. This should appear only once per file, and is equivalent to the -mfar-mode option see Section 9.36.1 [-mfar-mode], page 243.

```
.fclist
.fcnolist
```

Control printing of false conditional blocks to the listing file.

#### .field value [,size]

Initialize a bitfield of size bits in the current section. If value is relocatable, then size must be 16. size defaults to 16 bits. If value does not fit into size bits, the value will be truncated. Successive .field directives will pack starting at the current word, filling the most significant bits first, and aligning to the start of the next word if the field size does not fit into the space remaining in the current word. A .align directive with an operand of 1 will force the next .field directive to begin packing into a new word. If a label is used, it points to the word that contains the specified field.

```
.global symbol [,...,symbol_n]
.def symbol [,...,symbol_n]
.ref symbol [,...,symbol_n]
```

.def nominally identifies a symbol defined in the current file and available to other files. .ref identifies a symbol used in the current file but defined elsewhere. Both map to the standard .global directive.

```
.half value [,...,value_n]
.uhalf value [,...,value_n]
.short value [,...,value_n]
.ushort value [,...,value_n]
.int value [,...,value_n]
.uint value [,...,value_n]
.word value [,...,value_n]
.uword value [,...,value_n]
```

Place one or more values into consecutive words of the current section. If a label is used, it points to the word allocated for the first value encountered.

#### .label symbol

Define a special *symbol* to refer to the load time address of the current section program counter.

#### .length

.width Set the page length and width of the output listing file. Ignored.

#### .list

.nolist Control whether the source listing is printed. Ignored.

```
.long value [,...,value_n]
.ulong value [,...,value_n]
.xlong value [,...,value_n]
```

Place one or more 32-bit values into consecutive words in the current section. The most significant word is stored first. .long and .ulong align the result on a longword boundary; xlong does not.

### .loop [count]

#### .break [condition]

.endloop Repeatedly assemble a block of code. .loop begins the block, and .endloop marks its termination. count defaults to 1024, and indicates the number of times the block should be repeated. .break terminates the loop so that assembly begins after the .endloop directive. The optional condition will cause the loop to terminate only if it evaluates to zero.

# macro\_name .macro [param1][,...param\_n]

[.mexit]
.endm Se

See the section on macros for more explanation (See Section 9.36.10 [TIC54X-Macros], page 251.

### .mlib "filename" | filename

Load the macro library filename. filename must be an archived library (BFD ar-compatible) of text files, expected to contain only macro definitions. The standard include search path is used.

.mlist

.mnolist Control whether to include macro and loop block expansions in the listing output. Ignored.

.mmregs Define global symbolic names for the 'c54x registers. Supposedly equivalent to executing .set directives for each register with its memory-mapped value, but in reality is provided only for compatibility and does nothing.

#### .newblock

This directive resets any TIC54X local labels currently defined. Normal as local labels are unaffected.

### .option option\_list

Set listing options. Ignored.

#### .sblock "section\_name" | section\_name [, "name\_n" | name\_n]

Designate section\_name for blocking. Blocking guarantees that a section will start on a page boundary (128 words) if it would otherwise cross a page boundary. Only initialized sections may be designated with this directive. See also See Section 9.36.2 [TIC54X-Block], page 243.

#### .sect "section\_name"

Define a named initialized section and make it the current section.

# symbol .set "value" symbol .equ "value"

Equate a constant value to a symbol, which is placed in the symbol table. symbol may not be previously defined.

#### .space size\_in\_bits

### .bes size\_in\_bits

Reserve the given number of bits in the current section and zero-fill them. If a label is used with .space, it points to the **first** word reserved. With .bes, the label points to the **last** word reserved.

```
.sslist
.ssnolist
```

Controls the inclusion of subsym replacement in the listing output. Ignored.

```
.string "string" [,...,"string_n"]
.pstring "string" [,...,"string_n"]
```

Place 8-bit characters from *string* into the current section. .string zero-fills the upper 8 bits of each word, while .pstring puts two characters into each word, filling the most-significant bits first. Unused space is zero-filled. If a label is used, it points to the first word initialized.

```
[stag] .struct [offset]
[name_1] element [count_1]
[name_2] element [count_2]
[tname] .tag stagx [tcount]
...
[name_n] element [count_n]
[ssize] .endstruct
label .tag [stag]
```

Assign symbolic offsets to the elements of a structure. stag defines a symbol to use to reference the structure. offset indicates a starting value to use for the first element encountered; otherwise it defaults to zero. Each element can have a named offset, name, which is a symbol assigned the value of the element's offset into the structure. If stag is missing, these become global symbols. count adjusts the offset that many times, as if element were an array. element may be one of .byte, .word, .long, .float, or any equivalent of those, and the structure offset is adjusted accordingly. .field and .string are also allowed; the size of .field is one bit, and .string is considered to be one word in size. Only element descriptors, structure/union tags, .align and conditional assembly directives are allowed within .struct/.endstruct. .align aligns member offsets to word boundaries only. ssize, if provided, will always be assigned the size of the structure.

The .tag directive, in addition to being used to define a structure/union element within a structure, may be used to apply a structure to a symbol. Once applied to *label*, the individual structure elements may be applied to *label* to produce the desired offsets using *label* as the structure base.

.tab Set the tab size in the output listing. Ignored.

```
[utag] .union
[name_1] element [count_1]
[name_2] element [count_2]
[tname] .tag utagx[,tcount]
...
[name_n] element [count_n]
[usize] .endstruct
label .tag [utag]
```

Similar to .struct, but the offset after each element is reset to zero, and the usize is set to the maximum of all defined elements. Starting offset for the union is always zero.

[symbol] .usect "section\_name", size, [,[blocking\_flag] [,alignment\_flag]]
Reserve space for variables in a named, uninitialized section (similar to .bss).
.usect allows definitions sections independent of .bss. symbol points to the first location reserved by this allocation. The symbol may be used as a variable name. size is the allocated size in words. blocking\_flag indicates whether to block this section on a page boundary (128 words) (see Section 9.36.2 [TIC54X-Block], page 243). alignment flag indicates whether the section should be longword-aligned.

```
.var sym[,..., sym_n]
```

Define a subsym to be a local variable within a macro. See See Section 9.36.10 [TIC54X-Macros], page 251.

#### .version version

Set which processor to build instructions for. Though the following values are accepted, the op is ignored.

### 9.36.10 Macros

Macros do not require explicit dereferencing of arguments (i.e., \ARG).

During macro expansion, the macro parameters are converted to subsyms. If the number of arguments passed the macro invocation exceeds the number of parameters defined, the last parameter is assigned the string equivalent of all remaining arguments. If fewer arguments are given than parameters, the missing parameters are assigned empty strings. To include a comma in an argument, you must enclose the argument in quotes.

The following built-in subsym functions allow examination of the string value of subsyms (or ordinary strings). The arguments are strings unless otherwise indicated (subsyms passed as args will be replaced by the strings they represent).

#### \$symlen(str)

Returns the length of str.

#### \$symcmp(str1,str2)

Returns 0 if str1 == str2, non-zero otherwise.

#### \$firstch(str,ch)

Returns index of the first occurrence of character constant ch in str.

#### \$lastch(str,ch)

Returns index of the last occurrence of character constant ch in str.

#### \$isdefed(symbol)

Returns zero if the symbol symbol is not in the symbol table, non-zero otherwise.

#### \$ismember(symbol, list)

Assign the first member of comma-separated string *list* to *symbol*; *list* is reassigned the remainder of the list. Returns zero if *list* is a null string. Both arguments must be subsyms.

#### \$iscons(expr)

Returns 1 if string *expr* is binary, 2 if octal, 3 if hexadecimal, 4 if a character, 5 if decimal, and zero if not an integer.

#### \$isname(name)

Returns 1 if name is a valid symbol name, zero otherwise.

### \$isreg(reg)

Returns 1 if reg is a valid predefined register name (AR0-AR7 only).

#### \$structsz(stag)

Returns the size of the structure or union represented by stag.

#### \$structacc(stag)

Returns the reference point of the structure or union represented by stag. Always returns zero.

### 9.36.11 Memory-mapped Registers

The following symbols are recognized as memory-mapped registers:

# 9.37 TIC6X Dependent Features

# 9.37.1 TIC6X Options

#### -march=arch

Enable (only) instructions from architecture arch. By default, all instructions are permitted.

The following values of arch are accepted: c62x, c64x+, c67x+, c67x+, c674x.

#### -matomic

#### -mno-atomic

Enable or disable the optional C64x+ atomic operation instructions. By default, they are enabled if no '-march' option is given, or if an architecture is specified with '-march' that implies these instructions are present (currently, there are no such architectures); they are disabled if an architecture is specified with '-march' on which the instructions are optional or not present. This option overrides such a default from the architecture, independent of the order in which the '-march' or '-matomic' or '-mno-atomic' options are passed.

#### -mbig-endian

#### -mlittle-endian

Generate code for the specified endianness. The default is little-endian.

# 9.37.2 TIC6X Syntax

The presence of a ';' on a line indicates the start of a comment that extends to the end of the current line. If a '#' or '\*' appears as the first character of a line, the whole line is treated as a comment.

The '@' character can be used instead of a newline to separate statements.

Instruction, register and functional unit names are case-insensitive. as requires fully-specified functional unit names, such as '.S1', '.L1X' or '.D1T2', on all instructions using a functional unit.

For some instructions, there may be syntactic ambiguity between register or functional unit names and the names of labels or other symbols. To avoid this, enclose the ambiguous symbol name in parentheses; register and functional unit names may not be enclosed in parentheses.

### 9.37.3 TIC6X Directives

Directives controlling the set of instructions accepted by the assembler have effect for instructions between the directive and any subsequent directive overriding it.

#### .arch arch

This has the same effect as '-march=arch'.

#### .atomic

#### .noatomic

These have the same effects as '-matomic' and '-mno-atomic'.

.nocmp Disallow use of C64x+ compact instructions in the current text section.

# 9.38 Z80 Dependent Features

### 9.38.1 Options

The Zilog Z80 and Ascii R800 version of as have a few machine dependent options.

'-z80' Produce code for the Z80 processor. There are additional options to request warnings and error messages for undocumented instructions.

### '-ignore-undocumented-instructions'

'-Wnud' Silently assemble undocumented Z80-instructions that have been adopted as documented R800-instructions.

### '-ignore-unportable-instructions'

'-Wnup' Silently assemble all undocumented Z80-instructions.

#### '-warn-undocumented-instructions'

'-Wud' Issue warnings for undocumented Z80-instructions that work on R800, do not assemble other undocumented instructions without warning.

### '-warn-unportable-instructions'

'-Wup' Issue warnings for other undocumented Z80-instructions, do not treat any undocumented instructions as errors.

#### '-forbid-undocumented-instructions'

'-Fud' Treat all undocumented z80-instructions as errors.

#### '-forbid-unportable-instructions'

'-Fup' Treat undocumented z80-instructions that do not work on R800 as errors.

'-r800' Produce code for the R800 processor. The assembler does not support undocumented instructions for the R800. In line with common practice, as uses Z80 instruction names for the R800 processor, as far as they exist.

### 9.38.2 Syntax

The assembler syntax closely follows the 'Z80 family CPU User Manual' by Zilog. In expressions a single '=' may be used as "is equal to" comparison operator.

Suffices can be used to indicate the radix of integer constants; 'H' or 'h' for hexadecimal, 'D' or 'd' for decimal, 'Q', 'O', 'q' or 'o' for octal, and 'B' for binary.

The suffix 'b' denotes a backreference to local label.

### 9.38.2.1 Special Characters

The semicolon ';' is the line comment character;

The dollar sign '\$' can be used as a prefix for hexadecimal numbers and as a symbol denoting the current location counter.

A backslash '\' is an ordinary character for the Z80 assembler.

The single quote ''' must be followed by a closing quote. If there is one character in between, it is a character constant, otherwise it is a string constant.

### 9.38.2.2 Register Names

The registers are referred to with the letters assigned to them by Zilog. In addition as recognizes 'ixl' and 'ixh' as the least and most significant octet in 'ix', and similarly 'iyl' and 'iyh' as parts of 'iy'.

### 9.38.2.3 Case Sensitivity

Upper and lower case are equivalent in register names, opcodes, condition codes and assembler directives. The case of letters is significant in labels and symbol names. The case is also important to distinguish the suffix 'b' for a backward reference to a local label from the suffix 'B' for a number in binary notation.

### 9.38.3 Floating Point

Floating-point numbers are not supported.

#### 9.38.4 Z80 Assembler Directives

as for the Z80 supports some additional directives for compatibility with other assemblers. These are the additional directives in as for the Z80:

```
db expression|string[,expression|string...]
defb expression|string[,expression|string...]
```

For each *string* the characters are copied to the object file, for each other *expression* the value is stored in one byte. A warning is issued in case of an overflow.

```
dw expression[,expression...]
defw expression[,expression...]
```

For each expression the value is stored in two bytes, ignoring overflow.

```
d24 expression[,expression...] def24 expression[,expression...]
```

For each expression the value is stored in three bytes, ignoring overflow.

```
d32 expression[,expression...]
def32 expression[,expression...]
```

For each expression the value is stored in four bytes, ignoring overflow.

```
ds count[, value]
defs count[, value]
```

Fill count bytes in the object file with value, if value is omitted it defaults to zero.

```
symbol equ expression
symbol defl expression
```

These directives set the value of *symbol* to *expression*. If equ is used, it is an error if *symbol* is already defined. Symbols defined with equ are not protected from redefinition.

set This is a normal instruction on Z80, and not an assembler directive.

psect name

A synonym for See Section 7.96 [Section], page 66, no second argument should be given.

# 9.38.5 Opcodes

In line with common practice, Z80 mnemonics are used for both the Z80 and the R800.

In many instructions it is possible to use one of the half index registers ('ixl','ixh','iyl','iyh') in stead of an 8-bit general purpose register. This yields instructions that are documented on the R800 and undocumented on the Z80. Similarly in f,(c) is documented on the R800 and undocumented on the Z80.

The assembler also supports the following undocumented Z80-instructions, that have not been adopted in the R800 instruction set:

out (c), 0 Sends zero to the port pointed to by register c.

sli m Equivalent to m = (m << 1)+1, the operand m can be any operand that is valid for 'sla'. One can use 'sll' as a synonym for 'sli'.

```
op (ix+d), r
Th
```

This is equivalent to

The operation 'opc' may be any of 'res b,', 'set b,', 'rl', 'rlc', 'rr', 'rrc', 'sla', 'sli', 'sra' and 'srl', and the register 'r' may be any of 'a', 'b', 'c', 'd', 'e', 'h' and 'l'.

```
opc (iy+d), r
```

As above, but with 'iy' instead of 'ix'.

The web site at http://www.z80.info is a good starting place to find more information on programming the Z80.

# 9.39 Z8000 Dependent Features

The Z8000 as supports both members of the Z8000 family: the unsegmented Z8002, with 16 bit addresses, and the segmented Z8001 with 24 bit addresses.

When the assembler is in unsegmented mode (specified with the unsegm directive), an address takes up one word (16 bit) sized register. When the assembler is in segmented mode (specified with the segm directive), a 24-bit address takes up a long (32 bit) register. See Section 9.39.3 [Assembler Directives for the Z8000], page 258, for a list of other Z8000 specific assembler directives.

# **9.39.1** Options

'-z8001' Generate segmented code by default.

'-z8002' Generate unsegmented code by default.

# 9.39.2 Syntax

# 9.39.2.1 Special Characters

'!' is the line comment character.

You can use ';' instead of a newline to separate statements.

# 9.39.2.2 Register Names

The Z8000 has sixteen 16 bit registers, numbered 0 to 15. You can refer to different sized groups of registers by register number, with the prefix 'r' for 16 bit registers, 'rr' for 32 bit registers and 'rq' for 64 bit registers. You can also refer to the contents of the first eight (of the sixteen 16 bit registers) by bytes. They are named 'rln' and 'rhn'.

```
byte registers

rl0 rh0 rl1 rh1 rl2 rh2 rl3 rh3
rl4 rh4 rl5 rh5 rl6 rh6 rl7 rh7

word registers
r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 rl0 rl1 rl2 rl3 rl4 rl5

long word registers
rr0 rr2 rr4 rr6 rr8 rr10 rr12 rr14

quad word registers
rq0 rq4 rq8 rq12
```

# 9.39.2.3 Addressing Modes

as understands the following addressing modes for the Z8000:

```
rln
rhn
rn
rrn
rqn Register direct: 8bit, 16bit, 32bit, and 64bit registers.

@rn
@rn
Indirect register: @rrn in segmented mode, @rn in unsegmented mode.
```

addr

Direct: the 16 bit or 24 bit address (depending on whether the assembler is in segmented or unsegmented mode) of the operand is in the instruction.

address(rn)

Indexed: the 16 or 24 bit address is added to the 16 bit register to produce the final address in memory of the operand.

rn(#imm)

rrn(#imm)

Base Address: the 16 or 24 bit register is added to the 16 bit sign extended immediate displacement to produce the final address in memory of the operand.

rn(rm)

rrn(rm) Base Index: the 16 or 24 bit register rn or rrn is added to the sign extended 16 bit index register rm to produce the final address in memory of the operand.

#xx Immediate data xx.

#### 9.39.3 Assembler Directives for the Z8000

The Z8000 port of as includes additional assembler directives, for compatibility with other Z8000 assemblers. These do not begin with '.' (unlike the ordinary as directives).

segm

.z8001 Generate code for the segmented Z8001.

unsegm

bval

.z8002 Generate code for the unsegmented Z8002.

name Synonym for .file
global Synonym for .global
wval Synonym for .word
lval Synonym for .long

Synonym for .byte

Assemble a string. sval expects one string literal, delimited by single quotes. It assembles each byte of the string into consecutive addresses.

You can use the escape sequence '%xx' (where xx represents a two-digit hexadecimal number) to represent the character whose ASCII value is xx. Use this feature to describe single quote and other characters that may not appear in string literals as themselves. For example, the C statement 'char \*a = "he said \"it's 50% off\"";' is represented in Z8000 assembly

language (shown with the assembler output in hex at the left) as

68652073 sval 'he said %22it%27s 50%25 off%22%00'

rsect synonym for .section

block synonym for .space

even special case of .align; aligns output to even byte boundary.

### 9.39.4 Opcodes

For detailed information on the Z8000 machine instruction set, see Z8000 Technical Manual.

# 9.40 VAX Dependent Features

# 9.40.1 VAX Command-Line Options

The Vax version of as accepts any of the following options, gives a warning message that the option was ignored and proceeds. These options are for compatibility with scripts designed for other people's assemblers.

- -D (Debug)
- -S (Symbol Table)
- -T (Token Trace)

These are obsolete options used to debug old assemblers.

#### -d (Displacement size for JUMPs)

This option expects a number following the '-d'. Like options that expect filenames, the number may immediately follow the '-d' (old standard) or constitute the whole of the command line argument that follows '-d' (GNU standard).

#### -V (Virtualize Interpass Temporary File)

Some other assemblers use a temporary file. This option commanded them to keep the information in active memory rather than in a disk file. as always does this, so this option is redundant.

#### -J (JUMPify Longer Branches)

Many 32-bit computers permit a variety of branch instructions to do the same job. Some of these instructions are short (and fast) but have a limited range; others are long (and slow) but can branch anywhere in virtual memory. Often there are 3 flavors of branch: short, medium and long. Some other assemblers would emit short and medium branches, unless told by this option to emit short and long branches.

#### -t (Temporary File Directory)

Some other assemblers may use a temporary file, and this option takes a filename being the directory to site the temporary file. Since as does not use a temporary disk file, this option makes no difference. '-t' needs exactly one filename.

The Vax version of the assembler accepts additional options when compiled for VMS:

'-h n' External symbol or section (used for global variables) names are not case sensitive on VAX/VMS and always mapped to upper case. This is contrary to the C language definition which explicitly distinguishes upper and lower case. To implement a standard conforming C compiler, names must be changed (mapped) to preserve the case information. The default mapping is to convert all lower case characters to uppercase and adding an underscore followed by a 6 digit hex value, representing a 24 digit binary value. The one digits in the binary value represent which characters are uppercase in the original symbol name.

The '-h n' option determines how we map names. This takes several values. No '-h' switch at all allows case hacking as described above. A value of zero

('-h0') implies names should be upper case, and inhibits the case hack. A value of 2 ('-h2') implies names should be all lower case, with no case hack. A value of 3 ('-h3') implies that case should be preserved. The value 1 is unused. The -H option directs as to display every mapped symbol during assembly.

Symbols whose names include a dollar sign '\$' are exceptions to the general name mapping. These symbols are normally only used to reference VMS library names. Such symbols are always mapped to upper case.

- '-+' The '-+' option causes as to truncate any symbol name larger than 31 characters. The '-+' option also prevents some code following the '\_main' symbol normally added to make the object file compatible with Vax-11 "C".
- '-1' This option is ignored for backward compatibility with as version 1.x.
- '-H' The '-H' option causes as to print every symbol which was changed by case mapping.

# 9.40.2 VAX Floating Point

Conversion of flonums to floating point is correct, and compatible with previous assemblers. Rounding is towards zero if the remainder is exactly half the least significant bit.

D, F, G and H floating point formats are understood.

Immediate floating literals (e.g. 'S'\$6.9') are rendered correctly. Again, rounding is towards zero in the boundary case.

The .float directive produces f format numbers. The .double directive produces d format numbers.

#### 9.40.3 Vax Machine Directives

The Vax version of the assembler supports four directives for generating Vax floating point constants. They are described in the table below.

- .dfloat This expects zero or more flonums, separated by commas, and assembles Vax d format 64-bit floating point constants.
- .ffloat This expects zero or more flonums, separated by commas, and assembles Vax f format 32-bit floating point constants.
- .gfloat This expects zero or more flonums, separated by commas, and assembles Vax g format 64-bit floating point constants.
- .hfloat This expects zero or more flonums, separated by commas, and assembles Vax h format 128-bit floating point constants.

### 9.40.4 VAX Opcodes

All DEC mnemonics are supported. Beware that case... instructions have exactly 3 operands. The dispatch table that follows the case... instruction should be made with .word statements. This is compatible with all unix assemblers we know of.

# 9.40.5 VAX Branch Improvement

Certain pseudo opcodes are permitted. They are for branch instructions. They expand to the shortest branch instruction that reaches the target. Generally these mnemonics are made by substituting 'j' for 'b' at the start of a DEC mnemonic. This feature is included both for compatibility and to help compilers. If you do not need this feature, avoid these opcodes. Here are the mnemonics, and the code they can expand into.

```
jbsb
           'Jsb' is already an instruction mnemonic, so we chose 'jbsb'.
           (byte displacement)
                       bsbb ...
           (word displacement)
                       bsbw ...
           (long displacement)
                       jsb ...
jbr
           Unconditional branch.
jr
           (byte displacement)
                       brb ...
           (word displacement)
                       brw ...
           (long displacement)
j COND
           COND may be any one of the conditional branches neq, nequ, eql, eqlu, gtr,
           geq, lss, gtru, lequ, vc, vs, gequ, cc, lssu, cs. COND may also be one of
           the bit tests bs, bc, bss, bcs, bsc, bcc, bssi, bcci, lbs, lbc. NOTCOND is
           the opposite condition to COND.
           (byte displacement)
                       bCOND ...
           (word displacement)
                       bNOTCOND foo; brw ...; foo:
           (long displacement)
                       bNOTCOND foo; jmp ...; foo:
           X may be one of b d f g h l w.
jacbX
           (word displacement)
                       OPCODE ...
           (long displacement)
                            OPCODE ..., foo ;
                            brb bar ;
                            foo: jmp ...;
                            bar:
jaobYYY
           YYY may be one of lss leq.
```

```
jsobZZZ
          ZZZ may be one of geq gtr.
          (byte displacement)
                     OPCODE ...
          (word displacement)
                           OPCODE ..., foo ;
                           brb bar ;
                           foo: brw destination ;
                           bar:
          (long displacement)
                           OPCODE ..., foo ;
                           brb bar ;
                           foo: jmp destination ;
aobleq
aoblss
sobgeq
sobgtr
          (byte displacement)
                     OPCODE ...
          (word displacement)
                           OPCODE ..., foo ;
                           brb bar ;
                           foo: brw destination ;
                           bar:
          (long displacement)
                           OPCODE ..., foo ;
                           brb bar ;
                           foo: jmp destination ;
                           bar:
```

# 9.40.6 VAX Operands

The immediate character is '\$' for Unix compatibility, not '#' as DEC writes it.

The indirect character is '\*' for Unix compatibility, not '@' as DEC writes it.

The displacement sizing character is ''' (an accent grave) for Unix compatibility, not '~' as DEC writes it. The letter preceding ''' may have either case. 'G' is not understood, but all other letters (b i 1 s w) are understood.

Register names understood are r0 r1 r2 ... r15 ap fp sp pc. Upper and lower case letters are equivalent.

```
For instance tstb *w'$4(r5)
```

Any expression is permitted in an operand. Operands are comma separated.

# 9.40.7 Not Supported on VAX

Vax bit fields can not be assembled with as. Someone can add the required code if they really need it.

# 9.41 v850 Dependent Features

# 9.41.1 Options

as supports the following additional command-line options for the V850 processor family:

#### -wsigned\_overflow

Causes warnings to be produced when signed immediate values overflow the space available for then within their opcodes. By default this option is disabled as it is possible to receive spurious warnings due to using exact bit patterns as immediate constants.

#### -wunsigned\_overflow

Causes warnings to be produced when unsigned immediate values overflow the space available for then within their opcodes. By default this option is disabled as it is possible to receive spurious warnings due to using exact bit patterns as immediate constants.

- -mv850 Specifies that the assembled code should be marked as being targeted at the V850 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.
- -mv850e Specifies that the assembled code should be marked as being targeted at the V850E processor. This allows the linker to detect attempts to link such code with code assembled for other processors.
- -mv850e1 Specifies that the assembled code should be marked as being targeted at the V850E1 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

#### -mv850any

Specifies that the assembled code should be marked as being targeted at the V850 processor but support instructions that are specific to the extended variants of the process. This allows the production of binaries that contain target specific code, but which are also intended to be used in a generic fashion. For example libgcc.a contains generic routines used by the code produced by GCC for all versions of the v850 architecture, together with support routines only used by the V850E architecture.

-mv850e2 Specifies that the assembled code should be marked as being targeted at the V850E2 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

#### -mv850e2v3

Specifies that the assembled code should be marked as being targeted at the V850E2V3 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

-mrelax Enables relaxation. This allows the .longcall and .longjump pseudo ops to be used in the assembler source code. These ops label sections of code which are either a long function call or a long branch. The assembler will then flag these sections of code and the linker will attempt to relax them.

### 9.41.2 Syntax

# 9.41.2.1 Special Characters

'#' is the line comment character.

# 9.41.2.2 Register Names

as supports the following names for registers:

```
general register 0
r0, zero
general register 1
r1
```

general register 2 r2, hp

general register 3 r3, sp

general register 4 r4, gp

general register 5 r5, tp

general register 6

general register 7

general register 8 r8

general register 9

 $\begin{array}{c} \text{general register 10} \\ \text{r10} \end{array}$ 

general register 11 r11

general register 12 r12

general register 13 r13

- general register 14  $$\rm r14$$  general register 15  $$\rm r15$$
- $\begin{array}{c} \text{general register 16} \\ \text{r16} \end{array}$
- $\begin{array}{c} \text{general register 17} \\ \text{r17} \end{array}$
- $\begin{array}{c} \text{general register 18} \\ \text{r18} \end{array}$
- $\begin{array}{c} \text{general register 19} \\ \text{r19} \end{array}$
- $\begin{array}{c} {\tt general\ register\ 20} \\ {\tt r20} \end{array}$
- $\begin{array}{c} \text{general register 21} \\ \text{r21} \end{array}$
- $\begin{array}{c} \text{general register 22} \\ \text{r22} \end{array}$
- $\begin{array}{c} \text{general register 23} \\ \text{r23} \end{array}$
- $\begin{array}{c} \text{general register 24} \\ \text{r24} \end{array}$
- $\begin{array}{c} \text{general register 25} \\ \text{r25} \end{array}$
- $\begin{array}{c} {\tt general\ register\ 26} \\ {\tt r26} \end{array}$
- $\begin{array}{c} \text{general register 27} \\ \text{r27} \end{array}$
- $\begin{array}{c} \text{general register 28} \\ \text{r28} \end{array}$
- $\begin{array}{c} \text{general register 29} \\ \text{r29} \end{array}$
- general register 30 r30, ep
- $\begin{array}{c} \text{general register 31} \\ \text{r31, lp} \end{array}$
- $\begin{array}{c} \text{system register 0} \\ \text{eipc} \end{array}$

```
system register 1
           eipsw
system register 2
           fepc
system register 3
           fepsw
system register 4
system register 5
           psw
system register 16
           ctpc
system register 17
           ctpsw
system register 18
          dbpc
system register 19
           dbpsw
system register 20
          ctbp
```

### 9.41.3 Floating Point

The V850 family uses IEEE floating-point numbers.

#### 9.41.4 V850 Machine Directives

#### .offset <expression>

Moves the offset into the current section to the specified amount.

### .section "name", <type>

This is an extension to the standard section directive. It sets the current section to be <type> and creates an alias for this section called "name".

- .v850 Specifies that the assembled code should be marked as being targeted at the V850 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.
- .v850e Specifies that the assembled code should be marked as being targeted at the V850E processor. This allows the linker to detect attempts to link such code with code assembled for other processors.
- .v850e1 Specifies that the assembled code should be marked as being targeted at the V850E1 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

.v850e2 Specifies that the assembled code should be marked as being targeted at the V850E2 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

.v850e2v3

Specifies that the assembled code should be marked as being targeted at the V850E2V3 processor. This allows the linker to detect attempts to link such code with code assembled for other processors.

### **9.41.5** Opcodes

as implements all the standard V850 opcodes.

as also implements the following pseudo ops:

hio() Computes the higher 16 bits of the given expression and stores it into the immediate operand field of the given instruction. For example:

'mulhi hi0(here - there), r5, r6'

computes the difference between the address of labels 'here' and 'there', takes the upper 16 bits of this difference, shifts it down 16 bits and then multiplies it by the lower 16 bits in register 5, putting the result into register 6.

10() Computes the lower 16 bits of the given expression and stores it into the immediate operand field of the given instruction. For example:

'addi lo(here - there), r5, r6'

computes the difference between the address of labels 'here' and 'there', takes the lower 16 bits of this difference and adds it to register 5, putting the result into register 6.

hi() Computes the higher 16 bits of the given expression and then adds the value of the most significant bit of the lower 16 bits of the expression and stores the result into the immediate operand field of the given instruction. For example the following code can be used to compute the address of the label 'here' and store it into register 6:

'movhi hi(here), r0, r6' 'movea lo(here), r6, r6'

hilo() Computes the 32 bit value of the given expression and stores it into the immediate operand field of the given instruction (which must be a mov instruction). For example:

'mov hilo(here), r6'

computes the absolute address of label 'here' and puts the result into register 6.

sdaoff() Computes the offset of the named variable from the start of the Small Data Area (whoes address is held in register 4, the GP register) and stores the result as a 16 bit signed value in the immediate operand field of the given instruction. For example:

'ld.w sdaoff(\_a\_variable)[gp],r6'

loads the contents of the location pointed to by the label '\_a\_variable' into register 6, provided that the label is located somewhere within +/- 32K of the address held in the GP register. [Note the linker assumes that the GP register contains a fixed address set to the address of the label called '\_gp'. This can either be set up automatically by the linker, or specifically set by using the '--defsym\_\_gp=<value>' command line option].

tdaoff() Computes the offset of the named variable from the start of the Tiny Data Area (whoes address is held in register 30, the EP register) and stores the result as a 4,5, 7 or 8 bit unsigned value in the immediate operand field of the given instruction. For example:

'sld.w tdaoff(\_a\_variable)[ep],r6'

loads the contents of the location pointed to by the label '\_a\_variable' into register 6, provided that the label is located somewhere within +256 bytes of the address held in the EP register. [Note the linker assumes that the EP register contains a fixed address set to the address of the label called '\_\_ep'. This can either be set up automatically by the linker, or specifically set by using the '--defsym \_\_ep=<value>' command line option].

zdaoff() Computes the offset of the named variable from address 0 and stores the result as a 16 bit signed value in the immediate operand field of the given instruction. For example:

'movea zdaoff(\_a\_variable),zero,r6'

puts the address of the label '\_a\_variable' into register 6, assuming that the label is somewhere within the first 32K of memory. (Strictly speaking it also possible to access the last 32K of memory as well, as the offsets are signed).

ctoff() Computes the offset of the named variable from the start of the Call Table Area (whoes address is helg in system register 20, the CTBP register) and stores the result a 6 or 16 bit unsigned value in the immediate field of then given instruction or piece of data. For example:

'callt ctoff(table\_func1)'

will put the call the function whoes address is held in the call table at the location labeled 'table\_func1'.

#### .longcall name

Indicates that the following sequence of instructions is a long call to function name. The linker will attempt to shorten this call sequence if name is within a 22bit offset of the call. Only valid if the -mrelax command line switch has been enabled.

### .longjump name

Indicates that the following sequence of instructions is a long jump to label name. The linker will attempt to shorten this code sequence if name is within a 22bit offset of the jump. Only valid if the -mrelax command line switch has been enabled.

For information on the V850 instruction set, see V850 Family 32-/16-Bit single-Chip Microcontroller Architecture Manual from NEC. Ltd.

# 9.42 Xtensa Dependent Features

This chapter covers features of the GNU assembler that are specific to the Xtensa architecture. For details about the Xtensa instruction set, please consult the Xtensa Instruction Set Architecture (ISA) Reference Manual.

# 9.42.1 Command Line Options

The Xtensa version of the GNU assembler supports these special options:

#### --text-section-literals | --no-text-section-literals

Control the treatment of literal pools. The default is '--no-text-section-literals', which places literals in separate sections in the output file. This allows the literal pool to be placed in a data RAM/ROM. With '--text-section-literals', the literals are interspersed in the text section in order to keep them as close as possible to their references. This may be necessary for large assembly files, where the literals would otherwise be out of range of the L32R instructions in the text section. These options only affect literals referenced via PC-relative L32R instructions; literals for absolute mode L32R instructions are handled separately. See Section 9.42.5.4 [literal], page 276.

#### --absolute-literals | --no-absolute-literals

Indicate to the assembler whether L32R instructions use absolute or PC-relative addressing. If the processor includes the absolute addressing option, the default is to use absolute L32R relocations. Otherwise, only the PC-relative L32R relocations can be used.

### --target-align | --no-target-align

Enable or disable automatic alignment to reduce branch penalties at some expense in code size. See Section 9.42.3.2 [Automatic Instruction Alignment], page 272. This optimization is enabled by default. Note that the assembler will always align instructions like LOOP that have fixed alignment requirements.

#### --longcalls | --no-longcalls

Enable or disable transformation of call instructions to allow calls across a greater range of addresses. See Section 9.42.4.2 [Function Call Relaxation], page 274. This option should be used when call targets can potentially be out of range. It may degrade both code size and performance, but the linker can generally optimize away the unnecessary overhead when a call ends up within range. The default is '--no-longcalls'.

#### --transform | --no-transform

Enable or disable all assembler transformations of Xtensa instructions, including both relaxation and optimization. The default is '--transform'; '--no-transform' should only be used in the rare cases when the instructions must be exactly as specified in the assembly source. Using '--no-transform' causes out of range instruction operands to be errors.

#### --rename-section oldname=newname

Rename the *oldname* section to *newname*. This option can be used multiple times to rename multiple sections.

# 9.42.2 Assembler Syntax

Block comments are delimited by '/\*' and '\*/'. End of line comments may be introduced with either '#' or '//'.

Instructions consist of a leading opcode or macro name followed by whitespace and an optional comma-separated list of operands:

```
opcode [operand, ...]
```

Instructions must be separated by a newline or semicolon.

FLIX instructions, which bundle multiple opcodes together in a single instruction, are specified by enclosing the bundled opcodes inside braces:

```
{
[format]
opcode0 [operands]
opcode1 [operands]
opcode2 [operands]
...
}
```

The opcodes in a FLIX instruction are listed in the same order as the corresponding instruction slots in the TIE format declaration. Directives and labels are not allowed inside the braces of a FLIX instruction. A particular TIE format name can optionally be specified immediately after the opening brace, but this is usually unnecessary. The assembler will automatically search for a format that can encode the specified opcodes, so the format name need only be specified in rare cases where there is more than one applicable format and where it matters which of those formats is used. A FLIX instruction can also be specified on a single line by separating the opcodes with semicolons:

```
{ [format;] opcode0 [operands]; opcode1 [operands]; opcode2 [operands]; ... }
```

If an opcode can only be encoded in a FLIX instruction but is not specified as part of a FLIX bundle, the assembler will choose the smallest format where the opcode can be encoded and will fill unused instruction slots with no-ops.

# 9.42.2.1 Opcode Names

See the Xtensa Instruction Set Architecture (ISA) Reference Manual for a complete list of opcodes and descriptions of their semantics.

If an opcode name is prefixed with an underscore character ('\_'), as will not transform that instruction in any way. The underscore prefix disables both optimization (see Section 9.42.3 [Xtensa Optimizations], page 272) and relaxation (see Section 9.42.4 [Xtensa Relaxation], page 273) for that particular instruction. Only use the underscore prefix when it is essential to select the exact opcode produced by the assembler. Using this feature unnecessarily makes the code less efficient by disabling assembler optimization and less flexible by disabling relaxation.

Note that this special handling of underscore prefixes only applies to Xtensa opcodes, not to either built-in macros or user-defined macros. When an underscore prefix is used with a macro (e.g., \_MOV), it refers to a different macro. The assembler generally provides built-in macros both with and without the underscore prefix, where the underscore versions behave as if the underscore carries through to the instructions in the macros. For example, \_MOV may expand to \_MOV.N.

The underscore prefix only applies to individual instructions, not to series of instructions. For example, if a series of instructions have underscore prefixes, the assembler will not transform the individual instructions, but it may insert other instructions between them (e.g., to align a LOOP instruction). To prevent the assembler from modifying a series of instructions as a whole, use the no-transform directive. See Section 9.42.5.3 [transform], page 276.

### 9.42.2.2 Register Names

The assembly syntax for a register file entry is the "short" name for a TIE register file followed by the index into that register file. For example, the general-purpose AR register file has a short name of a, so these registers are named a0...a15. As a special feature, sp is also supported as a synonym for a1. Additional registers may be added by processor configuration options and by designer-defined TIE extensions. An initial '\$' character is optional in all register names.

# 9.42.3 Xtensa Optimizations

The optimizations currently supported by as are generation of density instructions where appropriate and automatic branch target alignment.

# 9.42.3.1 Using Density Instructions

The Xtensa instruction set has a code density option that provides 16-bit versions of some of the most commonly used opcodes. Use of these opcodes can significantly reduce code size. When possible, the assembler automatically translates instructions from the core Xtensa instruction set into equivalent instructions from the Xtensa code density option. This translation can be disabled by using underscore prefixes (see Section 9.42.2.1 [Opcode Names], page 271), by using the '--no-transform' command-line option (see Section 9.42.1 [Command Line Options], page 270), or by using the no-transform directive (see Section 9.42.5.3 [transform], page 276).

It is a good idea *not* to use the density instructions directly. The assembler will automatically select dense instructions where possible. If you later need to use an Xtensa processor without the code density option, the same assembly code will then work without modification.

# 9.42.3.2 Automatic Instruction Alignment

The Xtensa assembler will automatically align certain instructions, both to optimize performance and to satisfy architectural requirements.

As an optimization to improve performance, the assembler attempts to align branch targets so they do not cross instruction fetch boundaries. (Xtensa processors can be configured with either 32-bit or 64-bit instruction fetch widths.) An instruction immediately following a call is treated as a branch target in this context, because it will be the target of a return from the call. This alignment has the potential to reduce branch penalties at some expense in code size. This optimization is enabled by default. You can disable it with the '--no-target-align' command-line option (see Section 9.42.1 [Command Line Options], page 270).

The target alignment optimization is done without adding instructions that could increase the execution time of the program. If there are density instructions in the code

preceding a target, the assembler can change the target alignment by widening some of those instructions to the equivalent 24-bit instructions. Extra bytes of padding can be inserted immediately following unconditional jump and return instructions. This approach is usually successful in aligning many, but not all, branch targets.

The LOOP family of instructions must be aligned such that the first instruction in the loop body does not cross an instruction fetch boundary (e.g., with a 32-bit fetch width, a LOOP instruction must be on either a 1 or 2 mod 4 byte boundary). The assembler knows about this restriction and inserts the minimal number of 2 or 3 byte no-op instructions to satisfy it. When no-op instructions are added, any label immediately preceding the original loop will be moved in order to refer to the loop instruction, not the newly generated no-op instruction. To preserve binary compatibility across processors with different fetch widths, the assembler conservatively assumes a 32-bit fetch width when aligning LOOP instructions (except if the first instruction in the loop is a 64-bit instruction).

Previous versions of the assembler automatically aligned ENTRY instructions to 4-byte boundaries, but that alignment is now the programmer's responsibility.

#### 9.42.4 Xtensa Relaxation

When an instruction operand is outside the range allowed for that particular instruction field, as can transform the code to use a functionally-equivalent instruction or sequence of instructions. This process is known as *relaxation*. This is typically done for branch instructions because the distance of the branch targets is not known until assembly-time. The Xtensa assembler offers branch relaxation and also extends this concept to function calls, MOVI instructions and other instructions with immediate fields.

#### 9.42.4.1 Conditional Branch Relaxation

When the target of a branch is too far away from the branch itself, i.e., when the offset from the branch to the target is too large to fit in the immediate field of the branch instruction, it may be necessary to replace the branch with a branch around a jump. For example,

```
beqz a2, L
may result in:
    bnez.n a2, M
    j L
M:
```

(The BNEZ.N instruction would be used in this example only if the density option is available. Otherwise, BNEZ would be used.)

This relaxation works well because the unconditional jump instruction has a much larger offset range than the various conditional branches. However, an error will occur if a branch target is beyond the range of a jump instruction. as cannot relax unconditional jumps. Similarly, an error will occur if the original input contains an unconditional jump to a target that is out of range.

Branch relaxation is enabled by default. It can be disabled by using underscore prefixes (see Section 9.42.2.1 [Opcode Names], page 271), the '--no-transform' command-line option (see Section 9.42.1 [Command Line Options], page 270), or the no-transform directive (see Section 9.42.5.3 [transform], page 276).

#### 9.42.4.2 Function Call Relaxation

Function calls may require relaxation because the Xtensa immediate call instructions (CALLO, CALLA, CALLA and CALL12) provide a PC-relative offset of only 512 Kbytes in either direction. For larger programs, it may be necessary to use indirect calls (CALLXO, CALLX4, CALLX8 and CALLX12) where the target address is specified in a register. The Xtensa assembler can automatically relax immediate call instructions into indirect call instructions. This relaxation is done by loading the address of the called function into the callee's return address register and then using a CALLX instruction. So, for example:

```
call8 func
might be relaxed to:
.literal .L1, func
132r a8, .L1
callx8 a8
```

Because the addresses of targets of function calls are not generally known until link-time, the assembler must assume the worst and relax all the calls to functions in other source files, not just those that really will be out of range. The linker can recognize calls that were unnecessarily relaxed, and it will remove the overhead introduced by the assembler for those cases where direct calls are sufficient.

Call relaxation is disabled by default because it can have a negative effect on both code size and performance, although the linker can usually eliminate the unnecessary overhead. If a program is too large and some of the calls are out of range, function call relaxation can be enabled using the '--longcalls' command-line option or the longcalls directive (see Section 9.42.5.2 [longcalls], page 276).

#### 9.42.4.3 Other Immediate Field Relaxation

The assembler normally performs the following other relaxations. They can be disabled by using underscore prefixes (see Section 9.42.2.1 [Opcode Names], page 271), the '--no-transform' command-line option (see Section 9.42.1 [Command Line Options], page 270), or the no-transform directive (see Section 9.42.5.3 [transform], page 276).

The MOVI machine instruction can only materialize values in the range from -2048 to 2047. Values outside this range are best materialized with L32R instructions. Thus:

```
movi a0, 100000
is assembled into the following machine code:
    .literal .L1, 100000
    132r a0, .L1
```

The L8UI machine instruction can only be used with immediate offsets in the range from 0 to 255. The L16SI and L16UI machine instructions can only be used with offsets from 0 to 510. The L32I machine instruction can only be used with offsets from 0 to 1020. A load offset outside these ranges can be materialized with an L32R instruction if the destination register of the load is different than the source address register. For example:

```
132i a1, a0, 2040
is translated to:
    .literal .L1, 2040
    132r a1, .L1
    add a1, a0, a1
    132i a1, a1, 0
```

If the load destination and source address register are the same, an out-of-range offset causes an error.

The Xtensa ADDI instruction only allows immediate operands in the range from -128 to 127. There are a number of alternate instruction sequences for the ADDI operation. First, if the immediate is 0, the ADDI will be turned into a MOV.N instruction (or the equivalent OR instruction if the code density option is not available). If the ADDI immediate is outside of the range -128 to 127, but inside the range -32896 to 32639, an ADDMI instruction or ADDMI/ADDI sequence will be used. Finally, if the immediate is outside of this range and a free register is available, an L32R/ADD sequence will be used with a literal allocated from the literal pool.

For example:

```
addi a5, a6, 0
addi a5, a6, 512
addi a5, a6, 513
addi a5, a6, 50000
```

is assembled into the following:

```
.literal .L1, 50000
mov.n a5, a6
addmi a5, a6, 0x200
addmi a5, a6, 0x200
addi a5, a5, 1
132r a5, .L1
add a5, a6, a5
```

#### 9.42.5 Directives

The Xtensa assembler supports a region-based directive syntax:

```
.begin directive [options] ...
```

All the Xtensa-specific directives that apply to a region of code use this syntax.

The directive applies to code between the .begin and the .end. The state of the option after the .end reverts to what it was before the .begin. A nested .begin/.end region can further change the state of the directive without having to be aware of its outer state. For example, consider:

```
.begin no-transform
L: add a0, a1, a2
.begin transform
M: add a0, a1, a2
.end transform
N: add a0, a1, a2
.end no-transform
```

The ADD opcodes at L and N in the outer no-transform region both result in ADD machine instructions, but the assembler selects an ADD.N instruction for the ADD at M in the inner transform region.

The advantage of this style is that it works well inside macros which can preserve the context of their callers.

The following directives are available:

#### 9.42.5.1 schedule

The schedule directive is recognized only for compatibility with Tensilica's assembler.

```
.begin [no-]schedule
.end [no-]schedule
```

This directive is ignored and has no effect on as.

## 9.42.5.2 longcalls

The longcalls directive enables or disables function call relaxation. See Section 9.42.4.2 [Function Call Relaxation], page 274.

```
.begin [no-]longcalls
.end [no-]longcalls
```

Call relaxation is disabled by default unless the '--longcalls' command-line option is specified. The longcalls directive overrides the default determined by the command-line options.

#### 9.42.5.3 transform

This directive enables or disables all assembler transformation, including relaxation (see Section 9.42.4 [Xtensa Relaxation], page 273) and optimization (see Section 9.42.3 [Xtensa Optimizations], page 272).

```
.begin [no-]transform
.end [no-]transform
```

Transformations are enabled by default unless the '--no-transform' option is used. The transform directive overrides the default determined by the command-line options. An underscore opcode prefix, disabling transformation of that opcode, always takes precedence over both directives and command-line flags.

#### 9.42.5.4 literal

The .literal directive is used to define literal pool data, i.e., read-only 32-bit data accessed via L32R instructions.

```
.literal label, value[, value...]
```

This directive is similar to the standard .word directive, except that the actual location of the literal data is determined by the assembler and linker, not by the position of the .literal directive. Using this directive gives the assembler freedom to locate the literal data in the most appropriate place and possibly to combine identical literals. For example, the code:

```
entry sp, 40
.literal .L1, sym
132r a4, .L1
```

can be used to load a pointer to the symbol sym into register a4. The value of sym will not be placed between the ENTRY and L32R instructions; instead, the assembler puts the data in a literal pool.

Literal pools are placed by default in separate literal sections; however, when using the '--text-section-literals' option (see Section 9.42.1 [Command Line Options], page 270), the literal pools for PC-relative mode L32R instructions are placed in the

current section.<sup>1</sup> These text section literal pools are created automatically before ENTRY instructions and manually after '.literal\_position' directives (see Section 9.42.5.5 [literal\_position], page 277). If there are no preceding ENTRY instructions, explicit .literal\_position directives must be used to place the text section literal pools; otherwise, as will report an error.

When literals are placed in separate sections, the literal section names are derived from the names of the sections where the literals are defined. The base literal section names are .literal for PC-relative mode L32R instructions and .lit4 for absolute mode L32R instructions (see Section 9.42.5.7 [absolute-literals], page 278). These base names are used for literals defined in the default .text section. For literals defined in other sections or within the scope of a literal\_prefix directive (see Section 9.42.5.6 [literal\_prefix], page 278), the following rules determine the literal section name:

- 1. If the current section is a member of a section group, the literal section name includes the group name as a suffix to the base .literal or .lit4 name, with a period to separate the base name and group name. The literal section is also made a member of the group.
- 2. If the current section name (or literal\_prefix value) begins with ".gnu.linkonce.kind.", the literal section name is formed by replacing ".kind" with the base .literal or .lit4 name. For example, for literals defined in a section named .gnu.linkonce.t.func, the literal section will be .gnu.linkonce.literal.func or .gnu.linkonce.lit4.func.
- 3. If the current section name (or literal\_prefix value) ends with .text, the literal section name is formed by replacing that suffix with the base .literal or .lit4 name. For example, for literals defined in a section named .iram0.text, the literal section will be .iram0.literal or .iram0.lit4.
- 4. If none of the preceding conditions apply, the literal section name is formed by adding the base .literal or .lit4 name as a suffix to the current section name (or literal\_prefix value).

## 9.42.5.5 literal\_position

When using '--text-section-literals' to place literals inline in the section being assembled, the .literal\_position directive can be used to mark a potential location for a literal pool.

.literal\_position

The .literal\_position directive is ignored when the '--text-section-literals' option is not used or when L32R instructions use the absolute addressing mode.

The assembler will automatically place text section literal pools before ENTRY instructions, so the .literal\_position directive is only needed to specify some other location for a literal pool. You may need to add an explicit jump instruction to skip over an inline literal pool.

For example, an interrupt vector does not begin with an ENTRY instruction so the assembler will be unable to automatically find a good place to put a literal pool. Moreover,

Literals for the .init and .fini sections are always placed in separate sections, even when '--text-section-literals' is enabled.

the code for the interrupt vector must be at a specific starting address, so the literal pool cannot come before the start of the code. The literal pool for the vector must be explicitly positioned in the middle of the vector (before any uses of the literals, due to the negative offsets used by PC-relative L32R instructions). The .literal\_position directive can be used to do this. In the following code, the literal for 'M' will automatically be aligned correctly and is placed after the unconditional jump.

```
.global M
code_start:
    j continue
    .literal_position
    .align 4
continue:
    movi a4, M
```

## 9.42.5.6 literal\_prefix

The literal\_prefix directive allows you to override the default literal section names, which are derived from the names of the sections where the literals are defined.

```
.begin literal_prefix [name]
.end literal_prefix
```

For literals defined within the delimited region, the literal section names are derived from the *name* argument instead of the name of the current section. The rules used to derive the literal section names do not change. See Section 9.42.5.4 [literal], page 276. If the *name* argument is omitted, the literal sections revert to the defaults. This directive has no effect when using the '--text-section-literals' option (see Section 9.42.1 [Command Line Options], page 270).

#### 9.42.5.7 absolute-literals

The absolute-literals and no-absolute-literals directives control the absolute vs. PC-relative mode for L32R instructions. These are relevant only for Xtensa configurations that include the absolute addressing option for L32R instructions.

```
.begin [no-]absolute-literals
.end [no-]absolute-literals
```

These directives do not change the L32R mode—they only cause the assembler to emit the appropriate kind of relocation for L32R instructions and to place the literal values in the appropriate section. To change the L32R mode, the program must write the LITBASE special register. It is the programmer's responsibility to keep track of the mode and indicate to the assembler which mode is used in each region of code.

If the Xtensa configuration includes the absolute L32R addressing option, the default is to assume absolute L32R addressing unless the '--no-absolute-literals' command-line option is specified. Otherwise, the default is to assume PC-relative L32R addressing. The absolute-literals directive can then be used to override the default determined by the command-line options.

# 10 Reporting Bugs

Your bug reports play an essential role in making as reliable.

Reporting a bug may help you by bringing a solution to your problem, or it may not. But in any case the principal function of a bug report is to help the entire community by making the next version of as work better. Bug reports are your contribution to the maintenance of as.

In order for a bug report to serve its purpose, you must include the information that enables us to fix the bug.

## 10.1 Have You Found a Bug?

If you are not sure whether you have found a bug, here are some guidelines:

- If the assembler gets a fatal signal, for any input whatever, that is a **as** bug. Reliable assemblers never crash.
- If as produces an error message for valid input, that is a bug.
- If as does not produce an error message for invalid input, that is a bug. However, you should note that your idea of "invalid input" might be our idea of "an extension" or "support for traditional practice".
- If you are an experienced user of assemblers, your suggestions for improvement of as are welcome in any case.

## 10.2 How to Report Bugs

A number of companies and individuals offer support for GNU products. If you obtained as from a support organization, we recommend you contact that organization first.

You can find contact information for many support companies and individuals in the file 'etc/SERVICE' in the GNU Emacs distribution.

In any event, we also recommend that you send bug reports for as to https://support.codesourcery.com/GNUToolchain/.

The fundamental principle of reporting bugs usefully is this: **report all the facts**. If you are not sure whether to state a fact or leave it out, state it!

Often people omit facts because they think they know what causes the problem and assume that some details do not matter. Thus, you might assume that the name of a symbol you use in an example does not matter. Well, probably it does not, but one cannot be sure. Perhaps the bug is a stray memory reference which happens to fetch from the location where that name is stored in memory; perhaps, if the name were different, the contents of that location would fool the assembler into doing the right thing despite the bug. Play it safe and give a specific, complete example. That is the easiest thing for you to do, and the most helpful.

Keep in mind that the purpose of a bug report is to enable us to fix the bug if it is new to us. Therefore, always write your bug reports on the assumption that the bug has not been reported previously.

Sometimes people give a few sketchy facts and ask, "Does this ring a bell?" This cannot help us fix a bug, so it is basically useless. We respond by asking for enough details to

enable us to investigate. You might as well expedite matters by sending them to begin with.

To enable us to fix the bug, you should include all these things:

- The version of as. as announces it if you start it with the '--version' argument. Without this, we will not know whether there is any point in looking for the bug in the current version of as.
- Any patches you may have applied to the as source.
- The type of machine you are using, and the operating system name and version number.
- What compiler (and its version) was used to compile as—e.g. "gcc-2.7".
- The command arguments you gave the assembler to assemble your example and observe the bug. To guarantee you will not omit something important, list them all. A copy of the Makefile (or the output from make) is sufficient.
  - If we were to try to guess the arguments, we would probably guess wrong and then we might not encounter the bug.
- A complete input file that will reproduce the bug. If the bug is observed when the assembler is invoked via a compiler, send the assembler source, not the high level language source. Most compilers will produce the assembler source when run with the '-S' option. If you are using gcc, use the options '-v --save-temps'; this will save the assembler source in a file with an extension of '.s', and also show you exactly how as is being run.
- A description of what behavior you observe that you believe is incorrect. For example, "It gets a fatal signal."
  - Of course, if the bug is that as gets a fatal signal, then we will certainly notice it. But if the bug is incorrect output, we might not notice unless it is glaringly wrong. You might as well not give us a chance to make a mistake.
  - Even if the problem you experience is a fatal signal, you should still say so explicitly. Suppose something strange is going on, such as, your copy of as is out of sync, or you have encountered a bug in the C library on your system. (This has happened!) Your copy might crash and ours would not. If you told us to expect a crash, then when ours fails to crash, we would know that the bug was not happening for us. If you had not told us to expect a crash, then we would not be able to draw any conclusion from our observations.
- If you wish to suggest changes to the as source, send us context diffs, as generated by diff with the '-u', '-c', or '-p' option. Always send diffs from the old file to the new file. If you even discuss something in the as source, refer to it by context, not by line number.

The line numbers in our development sources will not match those in your sources. Your line numbers would convey no useful information to us.

Here are some things that are not necessary:

• A description of the envelope of the bug.

Often people who encounter a bug spend a lot of time investigating which changes to the input file will make the bug go away and which changes will not affect it. This is often time consuming and not very useful, because the way we will find the bug is by running a single example under the debugger with breakpoints, not by pure deduction from a series of examples. We recommend that you save your time for something else.

Of course, if you can find a simpler example to report *instead* of the original one, that is a convenience for us. Errors in the output will be easier to spot, running under the debugger will take less time, and so on.

However, simplification is not vital; if you do not want to do this, report the bug anyway and send us the entire test case you used.

#### • A patch for the bug.

A patch for the bug does help us if it is a good one. But do not omit the necessary information, such as the test case, on the assumption that a patch is all we need. We might see problems with your patch and decide to fix the problem another way, or we might not understand it at all.

Sometimes with a program as complicated as as it is very hard to construct an example that will make the program follow a certain path through the code. If you do not send us the example, we will not be able to construct one, so we will not be able to verify that the bug is fixed.

And if we cannot understand what bug you are trying to fix, or why your patch should be an improvement, we will not install it. A test case will help us to understand.

• A guess about what the bug is or what it depends on.

Such guesses are usually wrong. Even we cannot guess right about such things without first using the debugger to find the facts.

## 11 Acknowledgements

If you have contributed to GAS and your name isn't listed here, it is not meant as a slight. We just don't know about it. Send mail to the maintainer, and we'll correct the situation. Currently the maintainer is Ken Raeburn (email address raeburn@cygnus.com).

Dean Elsner wrote the original GNU assembler for the VAX.<sup>1</sup>

Jay Fenlason maintained GAS for a while, adding support for GDB-specific debug information and the 68k series machines, most of the preprocessing pass, and extensive changes in 'messages.c', 'input-file.c', 'write.c'.

K. Richard Pixley maintained GAS for a while, adding various enhancements and many bug fixes, including merging support for several processors, breaking GAS up to handle multiple object file format back ends (including heavy rewrite, testing, an integration of the coff and bout back ends), adding configuration including heavy testing and verification of cross assemblers and file splits and renaming, converted GAS to strictly ANSI C including full prototypes, added support for m680[34]0 and cpu32, did considerable work on i960 including a COFF port (including considerable amounts of reverse engineering), a SPARC opcode file rewrite, DECstation, rs6000, and hp300hpux host ports, updated "know" assertions and made them work, much other reorganization, cleanup, and lint.

Ken Raeburn wrote the high-level BFD interface code to replace most of the code in format-specific  $\rm I/O$  modules.

The original VMS support was contributed by David L. Kashtan. Eric Youngdale has done much work with it since.

The Intel 80386 machine description was written by Eliot Dresselhaus.

Minh Tran-Le at IntelliCorp contributed some AIX 386 support.

The Motorola 88k machine description was contributed by Devon Bowen of Buffalo University and Torbjorn Granlund of the Swedish Institute of Computer Science.

Keith Knowles at the Open Software Foundation wrote the original MIPS back end ('tc-mips.c', 'tc-mips.h'), and contributed Rose format support (which hasn't been merged in yet). Ralph Campbell worked with the MIPS code to support a.out format.

Support for the Zilog Z8k and Renesas H8/300 processors (tc-z8k, tc-h8300), and IEEE 695 object file format (obj-ieee), was written by Steve Chamberlain of Cygnus Support. Steve also modified the COFF back end to use BFD for some low-level operations, for use with the H8/300 and AMD 29k targets.

John Gilmore built the AMD 29000 support, added .include support, and simplified the configuration of which versions accept which directives. He updated the 68k machine description so that Motorola's opcodes always produced fixed-size instructions (e.g., jsr), while synthetic instructions remained shrinkable (jbsr). John fixed many bugs, including true tested cross-compilation support, and one bug in relaxation that took a week and required the proverbial one-bit fix.

Ian Lance Taylor of Cygnus Support merged the Motorola and MIT syntax for the 68k, completed support for some COFF targets (68k, i386 SVR3, and SCO Unix), added support for MIPS ECOFF and ELF targets, wrote the initial RS/6000 and PowerPC assembler, and made a few other minor patches.

<sup>&</sup>lt;sup>1</sup> Any more details?

Steve Chamberlain made GAS able to generate listings.

Hewlett-Packard contributed support for the HP9000/300.

Jeff Law wrote GAS and BFD support for the native HPPA object format (SOM) along with a fairly extensive HPPA testsuite (for both SOM and ELF object formats). This work was supported by both the Center for Software Science at the University of Utah and Cygnus Support.

Support for ELF format files has been worked on by Mark Eichin of Cygnus Support (original, incomplete implementation for SPARC), Pete Hoogenboom and Jeff Law at the University of Utah (HPPA mainly), Michael Meissner of the Open Software Foundation (i386 mainly), and Ken Raeburn of Cygnus Support (sparc, and some initial 64-bit support).

Linas Vepstas added GAS support for the ESA/390 "IBM 370" architecture.

Richard Henderson rewrote the Alpha assembler. Klaus Kaempf wrote GAS and BFD support for openVMS/Alpha.

Timothy Wall, Michael Hayes, and Greg Smart contributed to the various tic\* flavors.

David Heine, Sterling Augustine, Bob Wilson and John Ruttenberg from Tensilica, Inc. added support for Xtensa processors.

Several engineers at Cygnus Support have also provided many small bug fixes and configuration enhancements.

Jon Beniston added support for the Lattice Mico32 architecture.

Many others have contributed large or small bugfixes and enhancements. If you have contributed significant work and are not mentioned on this list, and want to be, let us know. Some of the history has been lost; we are not intentionally leaving anyone out.

# Appendix A GNU Free Documentation License

Version 1.3, 3 November 2008

Copyright © 2000, 2001, 2002, 2007, 2008 Free Software Foundation, Inc. http://fsf.org/

Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

#### 0. PREAMBLE

The purpose of this License is to make a manual, textbook, or other functional and useful document free in the sense of freedom: to assure everyone the effective freedom to copy and redistribute it, with or without modifying it, either commercially or non-commercially. Secondarily, this License preserves for the author and publisher a way to get credit for their work, while not being considered responsible for modifications made by others.

This License is a kind of "copyleft", which means that derivative works of the document must themselves be free in the same sense. It complements the GNU General Public License, which is a copyleft license designed for free software.

We have designed this License in order to use it for manuals for free software, because free software needs free documentation: a free program should come with manuals providing the same freedoms that the software does. But this License is not limited to software manuals; it can be used for any textual work, regardless of subject matter or whether it is published as a printed book. We recommend this License principally for works whose purpose is instruction or reference.

#### 1. APPLICABILITY AND DEFINITIONS

This License applies to any manual or other work, in any medium, that contains a notice placed by the copyright holder saying it can be distributed under the terms of this License. Such a notice grants a world-wide, royalty-free license, unlimited in duration, to use that work under the conditions stated herein. The "Document", below, refers to any such manual or work. Any member of the public is a licensee, and is addressed as "you". You accept the license if you copy, modify or distribute the work in a way requiring permission under copyright law.

A "Modified Version" of the Document means any work containing the Document or a portion of it, either copied verbatim, or with modifications and/or translated into another language.

A "Secondary Section" is a named appendix or a front-matter section of the Document that deals exclusively with the relationship of the publishers or authors of the Document to the Document's overall subject (or to related matters) and contains nothing that could fall directly within that overall subject. (Thus, if the Document is in part a textbook of mathematics, a Secondary Section may not explain any mathematics.) The relationship could be a matter of historical connection with the subject or with related matters, or of legal, commercial, philosophical, ethical or political position regarding them.

The "Invariant Sections" are certain Secondary Sections whose titles are designated, as being those of Invariant Sections, in the notice that says that the Document is released

under this License. If a section does not fit the above definition of Secondary then it is not allowed to be designated as Invariant. The Document may contain zero Invariant Sections. If the Document does not identify any Invariant Sections then there are none.

The "Cover Texts" are certain short passages of text that are listed, as Front-Cover Texts or Back-Cover Texts, in the notice that says that the Document is released under this License. A Front-Cover Text may be at most 5 words, and a Back-Cover Text may be at most 25 words.

A "Transparent" copy of the Document means a machine-readable copy, represented in a format whose specification is available to the general public, that is suitable for revising the document straightforwardly with generic text editors or (for images composed of pixels) generic paint programs or (for drawings) some widely available drawing editor, and that is suitable for input to text formatters or for automatic translation to a variety of formats suitable for input to text formatters. A copy made in an otherwise Transparent file format whose markup, or absence of markup, has been arranged to thwart or discourage subsequent modification by readers is not Transparent. An image format is not Transparent if used for any substantial amount of text. A copy that is not "Transparent" is called "Opaque".

Examples of suitable formats for Transparent copies include plain ASCII without markup, Texinfo input format, LaT<sub>E</sub>X input format, SGML or XML using a publicly available DTD, and standard-conforming simple HTML, PostScript or PDF designed for human modification. Examples of transparent image formats include PNG, XCF and JPG. Opaque formats include proprietary formats that can be read and edited only by proprietary word processors, SGML or XML for which the DTD and/or processing tools are not generally available, and the machine-generated HTML, PostScript or PDF produced by some word processors for output purposes only.

The "Title Page" means, for a printed book, the title page itself, plus such following pages as are needed to hold, legibly, the material this License requires to appear in the title page. For works in formats which do not have any title page as such, "Title Page" means the text near the most prominent appearance of the work's title, preceding the beginning of the body of the text.

The "publisher" means any person or entity that distributes copies of the Document to the public.

A section "Entitled XYZ" means a named subunit of the Document whose title either is precisely XYZ or contains XYZ in parentheses following text that translates XYZ in another language. (Here XYZ stands for a specific section name mentioned below, such as "Acknowledgements", "Dedications", "Endorsements", or "History".) To "Preserve the Title" of such a section when you modify the Document means that it remains a section "Entitled XYZ" according to this definition.

The Document may include Warranty Disclaimers next to the notice which states that this License applies to the Document. These Warranty Disclaimers are considered to be included by reference in this License, but only as regards disclaiming warranties: any other implication that these Warranty Disclaimers may have is void and has no effect on the meaning of this License.

#### 2. VERBATIM COPYING

You may copy and distribute the Document in any medium, either commercially or noncommercially, provided that this License, the copyright notices, and the license notice saying this License applies to the Document are reproduced in all copies, and that you add no other conditions whatsoever to those of this License. You may not use technical measures to obstruct or control the reading or further copying of the copies you make or distribute. However, you may accept compensation in exchange for copies. If you distribute a large enough number of copies you must also follow the conditions in section 3.

You may also lend copies, under the same conditions stated above, and you may publicly display copies.

#### 3. COPYING IN QUANTITY

If you publish printed copies (or copies in media that commonly have printed covers) of the Document, numbering more than 100, and the Document's license notice requires Cover Texts, you must enclose the copies in covers that carry, clearly and legibly, all these Cover Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on the back cover. Both covers must also clearly and legibly identify you as the publisher of these copies. The front cover must present the full title with all words of the title equally prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for either cover are too voluminous to fit legibly, you should put the first ones listed (as many as fit reasonably) on the actual cover, and continue the rest onto adjacent pages.

If you publish or distribute Opaque copies of the Document numbering more than 100, you must either include a machine-readable Transparent copy along with each Opaque copy, or state in or with each Opaque copy a computer-network location from which the general network-using public has access to download using public-standard network protocols a complete Transparent copy of the Document, free of added material. If you use the latter option, you must take reasonably prudent steps, when you begin distribution of Opaque copies in quantity, to ensure that this Transparent copy will remain thus accessible at the stated location until at least one year after the last time you distribute an Opaque copy (directly or through your agents or retailers) of that edition to the public.

It is requested, but not required, that you contact the authors of the Document well before redistributing any large number of copies, to give them a chance to provide you with an updated version of the Document.

#### 4. MODIFICATIONS

You may copy and distribute a Modified Version of the Document under the conditions of sections 2 and 3 above, provided that you release the Modified Version under precisely this License, with the Modified Version filling the role of the Document, thus licensing distribution and modification of the Modified Version to whoever possesses a copy of it. In addition, you must do these things in the Modified Version:

A. Use in the Title Page (and on the covers, if any) a title distinct from that of the Document, and from those of previous versions (which should, if there were any,

- be listed in the History section of the Document). You may use the same title as a previous version if the original publisher of that version gives permission.
- B. List on the Title Page, as authors, one or more persons or entities responsible for authorship of the modifications in the Modified Version, together with at least five of the principal authors of the Document (all of its principal authors, if it has fewer than five), unless they release you from this requirement.
- C. State on the Title page the name of the publisher of the Modified Version, as the publisher.
- D. Preserve all the copyright notices of the Document.
- E. Add an appropriate copyright notice for your modifications adjacent to the other copyright notices.
- F. Include, immediately after the copyright notices, a license notice giving the public permission to use the Modified Version under the terms of this License, in the form shown in the Addendum below.
- G. Preserve in that license notice the full lists of Invariant Sections and required Cover Texts given in the Document's license notice.
- H. Include an unaltered copy of this License.
- I. Preserve the section Entitled "History", Preserve its Title, and add to it an item stating at least the title, year, new authors, and publisher of the Modified Version as given on the Title Page. If there is no section Entitled "History" in the Document, create one stating the title, year, authors, and publisher of the Document as given on its Title Page, then add an item describing the Modified Version as stated in the previous sentence.
- J. Preserve the network location, if any, given in the Document for public access to a Transparent copy of the Document, and likewise the network locations given in the Document for previous versions it was based on. These may be placed in the "History" section. You may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.
- K. For any section Entitled "Acknowledgements" or "Dedications", Preserve the Title of the section, and preserve in the section all the substance and tone of each of the contributor acknowledgements and/or dedications given therein.
- L. Preserve all the Invariant Sections of the Document, unaltered in their text and in their titles. Section numbers or the equivalent are not considered part of the section titles.
- M. Delete any section Entitled "Endorsements". Such a section may not be included in the Modified Version.
- N. Do not retitle any existing section to be Entitled "Endorsements" or to conflict in title with any Invariant Section.
- O. Preserve any Warranty Disclaimers.

If the Modified Version includes new front-matter sections or appendices that qualify as Secondary Sections and contain no material copied from the Document, you may at your option designate some or all of these sections as invariant. To do this, add their titles to the list of Invariant Sections in the Modified Version's license notice. These titles must be distinct from any other section titles.

You may add a section Entitled "Endorsements", provided it contains nothing but endorsements of your Modified Version by various parties—for example, statements of peer review or that the text has been approved by an organization as the authoritative definition of a standard.

You may add a passage of up to five words as a Front-Cover Text, and a passage of up to 25 words as a Back-Cover Text, to the end of the list of Cover Texts in the Modified Version. Only one passage of Front-Cover Text and one of Back-Cover Text may be added by (or through arrangements made by) any one entity. If the Document already includes a cover text for the same cover, previously added by you or by arrangement made by the same entity you are acting on behalf of, you may not add another; but you may replace the old one, on explicit permission from the previous publisher that added the old one.

The author(s) and publisher(s) of the Document do not by this License give permission to use their names for publicity for or to assert or imply endorsement of any Modified Version.

#### 5. COMBINING DOCUMENTS

You may combine the Document with other documents released under this License, under the terms defined in section 4 above for modified versions, provided that you include in the combination all of the Invariant Sections of all of the original documents, unmodified, and list them all as Invariant Sections of your combined work in its license notice, and that you preserve all their Warranty Disclaimers.

The combined work need only contain one copy of this License, and multiple identical Invariant Sections may be replaced with a single copy. If there are multiple Invariant Sections with the same name but different contents, make the title of each such section unique by adding at the end of it, in parentheses, the name of the original author or publisher of that section if known, or else a unique number. Make the same adjustment to the section titles in the list of Invariant Sections in the license notice of the combined work.

In the combination, you must combine any sections Entitled "History" in the various original documents, forming one section Entitled "History"; likewise combine any sections Entitled "Acknowledgements", and any sections Entitled "Dedications". You must delete all sections Entitled "Endorsements."

#### 6. COLLECTIONS OF DOCUMENTS

You may make a collection consisting of the Document and other documents released under this License, and replace the individual copies of this License in the various documents with a single copy that is included in the collection, provided that you follow the rules of this License for verbatim copying of each of the documents in all other respects.

You may extract a single document from such a collection, and distribute it individually under this License, provided you insert a copy of this License into the extracted document, and follow this License in all other respects regarding verbatim copying of that document.

#### 7. AGGREGATION WITH INDEPENDENT WORKS

A compilation of the Document or its derivatives with other separate and independent documents or works, in or on a volume of a storage or distribution medium, is called an "aggregate" if the copyright resulting from the compilation is not used to limit the legal rights of the compilation's users beyond what the individual works permit. When the Document is included in an aggregate, this License does not apply to the other works in the aggregate which are not themselves derivative works of the Document.

If the Cover Text requirement of section 3 is applicable to these copies of the Document, then if the Document is less than one half of the entire aggregate, the Document's Cover Texts may be placed on covers that bracket the Document within the aggregate, or the electronic equivalent of covers if the Document is in electronic form. Otherwise they must appear on printed covers that bracket the whole aggregate.

#### 8. TRANSLATION

Translation is considered a kind of modification, so you may distribute translations of the Document under the terms of section 4. Replacing Invariant Sections with translations requires special permission from their copyright holders, but you may include translations of some or all Invariant Sections in addition to the original versions of these Invariant Sections. You may include a translation of this License, and all the license notices in the Document, and any Warranty Disclaimers, provided that you also include the original English version of this License and the original versions of those notices and disclaimers. In case of a disagreement between the translation and the original version of this License or a notice or disclaimer, the original version will prevail.

If a section in the Document is Entitled "Acknowledgements", "Dedications", or "History", the requirement (section 4) to Preserve its Title (section 1) will typically require changing the actual title.

#### 9. TERMINATION

You may not copy, modify, sublicense, or distribute the Document except as expressly provided under this License. Any attempt otherwise to copy, modify, sublicense, or distribute it is void, and will automatically terminate your rights under this License.

However, if you cease all violation of this License, then your license from a particular copyright holder is reinstated (a) provisionally, unless and until the copyright holder explicitly and finally terminates your license, and (b) permanently, if the copyright holder fails to notify you of the violation by some reasonable means prior to 60 days after the cessation.

Moreover, your license from a particular copyright holder is reinstated permanently if the copyright holder notifies you of the violation by some reasonable means, this is the first time you have received notice of violation of this License (for any work) from that copyright holder, and you cure the violation prior to 30 days after your receipt of the notice.

Termination of your rights under this section does not terminate the licenses of parties who have received copies or rights from you under this License. If your rights have been terminated and not permanently reinstated, receipt of a copy of some or all of the same material does not give you any rights to use it.

#### 10. FUTURE REVISIONS OF THIS LICENSE

The Free Software Foundation may publish new, revised versions of the GNU Free Documentation License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. See http://www.gnu.org/copyleft/.

Each version of the License is given a distinguishing version number. If the Document specifies that a particular numbered version of this License "or any later version" applies to it, you have the option of following the terms and conditions either of that specified version or of any later version that has been published (not as a draft) by the Free Software Foundation. If the Document does not specify a version number of this License, you may choose any version ever published (not as a draft) by the Free Software Foundation. If the Document specifies that a proxy can decide which future versions of this License can be used, that proxy's public statement of acceptance of a version permanently authorizes you to choose that version for the Document.

#### 11. RELICENSING

"Massive Multiauthor Collaboration Site" (or "MMC Site") means any World Wide Web server that publishes copyrightable works and also provides prominent facilities for anybody to edit those works. A public wiki that anybody can edit is an example of such a server. A "Massive Multiauthor Collaboration" (or "MMC") contained in the site means any set of copyrightable works thus published on the MMC site.

"CC-BY-SA" means the Creative Commons Attribution-Share Alike 3.0 license published by Creative Commons Corporation, a not-for-profit corporation with a principal place of business in San Francisco, California, as well as future copyleft versions of that license published by that same organization.

"Incorporate" means to publish or republish a Document, in whole or in part, as part of another Document.

An MMC is "eligible for relicensing" if it is licensed under this License, and if all works that were first published under this License somewhere other than this MMC, and subsequently incorporated in whole or in part into the MMC, (1) had no cover texts or invariant sections, and (2) were thus incorporated prior to November 1, 2008.

The operator of an MMC Site may republish an MMC contained in the site under CC-BY-SA on the same site at any time before August 1, 2009, provided the MMC is eligible for relicensing.

## ADDENDUM: How to use this License for your documents

To use this License in a document you have written, include a copy of the License in the document and put the following copyright and license notices just after the title page:

Copyright (C) year your name.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.3 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled ''GNU Free Documentation License''.

If you have Invariant Sections, Front-Cover Texts and Back-Cover Texts, replace the "with...Texts." line with this:

with the Invariant Sections being  $list\ their\ titles$ , with the Front-Cover Texts being list, and with the Back-Cover Texts being list.

If you have Invariant Sections without Cover Texts, or some other combination of the three, merge those two alternatives to suit the situation.

If your document contains nontrivial examples of program code, we recommend releasing these examples in parallel under your choice of free software license, such as the GNU General Public License, to permit their use in free software.

#	<b></b> 16
#	'32' option, i386
#APP	'32' option, x86-64
#NO_APP	'64' option, i386
##G_MT :	'64' option, x86-64
	absolute-literals
\$	allow-reg-prefix 228
\$ in symbol names 120, 124, 228, 231	alternate 19
\$a	'base-size-default-16'
\$acos math builtin, TIC54X	'base-size-default-32'
\$asin math builtin, TIC54X	big
\$atan math builtin, TIC54X	'bitwise-or' option, M680x0 168
\$atan2 math builtin, TIC54X	'disp-size-default-16'
\$ceil math builtin, TIC54X	'disp-size-default-32'
\$cos math builtin, TIC54X	'divide' option, i386
\$cosh math builtin, TIC54X	dsp
\$cvf math builtin, TIC54X	'emulation=crisaout' command line option,
\$cvi math builtin, TIC54X	CRIS 114
\$d	'emulation=criself' command line option,
\$exp math builtin, TIC54X	CRIS 114
\$fabs math builtin, TIC54X	enforce-aligned-data
\$firstch subsym builtin, TIC54X	fatal-warnings
\$floor math builtin, TIC54X	fdpic
\$fmod math builtin, TIC54X	fix-v4bx command line option, ARM 93
\$int math builtin, TIC54X	'fixed-special-register-names' command line
	option, MMIX 191
\$iscons subsym builtin, TIC54X	'force-long-branches'
\$isdefed subsym builtin, TIC54X	'generate-example'
\$ismember subsym builtin, TIC54X	'globalize-symbols' command line option,
\$isname subsym builtin, TIC54X	MMIX
\$isreg subsym builtin, TIC54X	'gnu-syntax' command line option, MMIX 191
\$lastch subsym builtin, TIC54X	hash-size=number 6
\$1dexp math builtin, TIC54X	'linker-allocated-gregs' command line
\$log math builtin, TIC54X	option, MMIX 191
\$log10 math builtin, TIC54X	listing-cont-lines
\$max math builtin, TIC54X	listing-lhs-width
\$min math builtin, TIC54X	
\$pow math builtin, TIC54X	listing-lhs-width2
\$round math builtin, TIC54X	listing-rhs-width
\$sgn math builtin, TIC54X	little
\$sin math builtin, TIC54X	longcalls
\$sinh math builtin, TIC54X	'march=architecture' command line option,
\$sqrt math builtin, TIC54X	CRIS
\$structacc subsym builtin, TIC54X	MD
\$structsz subsym builtin, TIC54X	'mul-bug-abort' command line option, CRIS
\$symcmp subsym builtin, TIC54X	
\$symlen subsym builtin, TIC54X	no-absolute-literals
\$t	'no-expand' command line option, MMIX 191
\$tan math builtin, TIC54X	no-longcalls
\$tanh math builtin, TIC54X	'no-merge-gregs' command line option, MMIX
\$trunc math builtin, TIC54X	
	'no-mul-bug-abort' command line option, CRIS
_	
	'no-predefined-syms' command line option,
'-+' option, VAX/VMS	MMIX

1.11	(3 (TDC)	100
'no-pushj-stubs' command line option, MMIX	-EL option (MIPS)	
191	-EL option, M32R	164
'no-stubs' command line option, MMIX 191	-f	. 20
no-target-align	-F command line option, Alpha	. 80
no-text-section-literals	-g command line option, Alpha	. 80
no-transform	-G command line option, Alpha	
'no-underscore' command line option, CRIS	-G option (MIPS)	
	'-h' option, VAX/VMS	250
no-warn		
	'-H' option, VAX/VMS	
'pcrel'	-I path	
'pic' command line option, CRIS 114	'-ignore-parallel-conflicts' option, M32RX	
'print-insn-syntax'		
'print-opcodes'	'-Ip' option, M32RX	165
'register-prefix-optional' option, M680x0	-J, ignored on VAX	259
	-K	
relax	-k command line option, ARM	
'relax' command line option, MMIX 191	-KPIC option, M32R	
rename-section	'-KPIC' option, MIPS	
renesas	-L	
'short-branches'	'-1' option, M680x0	
small	-little option, M32R	
statistics	-M	. 21
'strict-direct-mode'	'-m[no-]68851' command line option, M680x0	
target-align		168
text-section-literals 270	'-m[no-]68881' command line option, M680x0	
traditional-format		168
transform	'-m[no-]div' command line option, M680x0	168
'underscore' command line option, CRIS 114	'-m[no-]emac' command line option, M680x0	
warn 24	'-m[no-]float' command line option, M680x0	
'-1' option, VAX/VMS	mile 111000 command the option, brooks	168
-32addr command line option, Alpha 80	'-m[no-]mac' command line option, M680x0	
-a	'-m[no-]usp' command line option, M680x0	
-A options, i960	-m11/03	
-ac	-m11/04	
-ad	-m11/05	
-ag	-m11/10	
-ah	-m11/15	204
-al 19	-m11/20	204
-an	-m11/21	204
-as	-m11/23	
-Asparclet	-m11/24	
-Asparclite	-m11/34	
-Av6	-m11/34a	
	* .	
-Av8	-m11/35	
-Av9	-m11/40	
-Av9a	-m11/44	
-b option, i960	-m11/45	204
-big option, M32R	-m11/50	204
-D	-m11/53	204
-D, ignored on VAX	-m11/55	
-d, VAX option	-m11/60	
-eabi= command line option, ARM	-m11/70	
-EB command line option, ARC	-m11/73	
-EB command line option, ARM	-m11/83	
-EB option (MIPS)	,	
	-m11/84	
-EB option, M32R	-m11/93	
-EL command line option, ARC 87	-m11/94	204
-EL command line option, ARM 93	'-m16c' option, M16C	

'-m31' option, s390	-mfis	202
'-m32bit-doubles'	-mfloat-abi= command line option, ARM	. 93
'-m32c' option, M32C	-mfp-11	202
'-m32r' option, M32R	-mfpp	202
'-m32rx' option, M32R2	-mfpu	
'-m32rx' option, M32RX	-mfpu= command line option, ARM	
'-m64' option, s390	-micache-enabled command line option, LM32	
'-m64bit-doubles'		
'-m68000' and related options	-mimplicit-it command line option, ARM	
'-m68hc11'	'-mip2022' option, IP2K	
'-m68hc12'	'-mip2022ext' option, IP2022	
'-m68hcs12'	-mj11	
-mall	-mka11	
-mall-enabled command line option, LM32 159	-mkb11	
-mall-extensions	-mkd11a	
-mall-opcodes command line option, AVR 104	-mkd11b	
-mapcs-26 command line option, ARM 92	-mkd11d	
-mapcs-32 command line option, ARM 92	-mkd11e	
-mapcs-float command line option, ARM 92	-mkd11f	
-mapcs-reentrant command line option, ARM	-mkd11h	
92	-mkd11k	
-marc [5 6 7 8] command line option, ARC 87	-mkd11q	
-march= command line option, ARM	-mkev11	
-march- command line option, Mosoxo 108 -march= command line option, TIC6X 253	-mlimited-eis	
'-march=' option, i386	'-mlittle-endian'	
'-march=' option, s390	'-mlong'	
'-march=' option, x86-64	'-mlong-double'	
-matomic command line option, TIC6X 253	-mmcu= command line option, AVR	
-matpcs command line option, ARM	-mmfpt	
'-mavxscalar=' option, i386	-mmicrocode	
'-mavxscalar=' option, x86-64	'-mmnemonic=' option, i386	
-mbarrel-shift-enabled command line option,	'-mmnemonic=' option, x86-64	
LM32	-mmultiply-enabled command line option, LM	
'-mbig-endian'		
-mbreak-enabled command line option, LM32	-mmutiproc	
	-mmxps	
-mcis	'-mnaked-reg' option, i386	
-mconstant-gp command line option, IA-64 155	'-mnaked-reg' option, x86-64	
-mcpu command line option, Alpha	-mno-atomic command line option, TIC6X	
'-mcpu' option, cpu	-mno-cis	202
-mcpu= command line option, ARM91	-mno-csm	202
-mcpu= command line option, Blackfin 109	-mno-eis	202
'-mcpu=' command line option, M680x0 168	-mno-extensions	202
-mcsm	-mno-fdpic command line option, Blackfin	109
-mdcache-enabled command line option, LM32	-mno-fis	202
	-mno-fp-11	202
-mdebug command line option, Alpha 80	-mno-fpp	202
-mdivide-enabled command line option, LM32	-mno-fpu	202
159	-mno-kev11	-
'-me' option, stderr redirect	-mno-limited-eis	
-meis	-mno-mfpt	203
'-merrors-to-file' option, stderr redirect 243	-mno-microcode	
'-mesa' option, s390	-mno-mutiproc	
'-mf' option, far-mode	-mno-mxps	
-mf11 203	-mno-pic	
'-mfar-mode' option, far-mode	'-mno-regnames' option, s390	
-mfdpic command line option, Blackfin 109	-mno-skip-bug command line option, AVR	104

-mno-spl	-r800 command line option, Z80
-mno-sym32	-relax command line option, Alpha 80
-mno-wrap command line option, AVR 104	-replace command line option, Alpha 80
-mnopic command line option, Blackfin 109	-S, ignored on VAX
-mpic	-t, ignored on VAX 259
'-mregnames' option, s390	-T, ignored on VAX
-mrelax command line option, V850 263	-v
'-mshort'	-V, redundant on VAX 259
'-mshort-double'	-version
-msign-extend-enabled command line option,	-W
LM32	'-warn-explicit-parallel-conflicts' option,
'-msmall-data-limit'	M32RX 164
-mspl	'-warn-unmatched-high' option, M32R 165
'-msse-check=' option, i386	'-Wnp' option, M32RX 165
'-msse-check=' option, x86-64	'-Wnuh' option, M32RX
'-msse2avx' option, i386	'-Wp' option, M32RX
'-msse2avx' option, x86-64	-wsigned_overflow command line option, V850
-msym32	
'-msyntax=' option, i386	'-Wuh' option, M32RX
'-msyntax=' option, x86-64	-wunsigned_overflow command line option, V850
-mt11	
-mthumb command line option, ARM 92	'-x' command line option, MMIX 191
-mthumb-interwork command line option, ARM	-z80 command line option, Z80
	-z8001 command line option, Z8000
'-mtune=' option, i386	-z8002 command line option, Z8000
'-mtune=' option, x86-64	
'-muse-conventional-section-names' 209	
'-muse-renesas-section-names'	•
-muser-enabled command line option, LM32	. (symbol)
	.2byte directive, ARM 94
-mv850 command line option, V850	.4byte directive, ARM 94
-mv850any command line option, V850 263	.8byte directive, ARM 94
-mv850e command line option, V850	.align directive, ARM 94
-mv850e1 command line option, V850 263	.arch directive, ARM 95
-mv850e2 command line option, V850 263	.arch directive, TIC6X
-mv850e2v3 command line option, V850 263	.arm directive, ARM
'-mvxworks-pic' option, MIPS	.atomic directive, TIC6X
'-mwarn-areg-zero' option, s390	.big directive, M32RX
-mwarn-deprecated command line option, ARM	.bss directive, ARM
	.cantunwind directive, ARM 95
'-mzarch' option, s390	.code directive, ARM 95
'-N' command line option, CRIS 114	.cpu directive, ARM95
'-nIp' option, M32RX	.dn and .qn directives, ARM 95
'-no-bitinst', M32R2	.eabi_attribute directive, ARM 95
'-no-ignore-parallel-conflicts' option, M32RX	.even directive, ARM 96
165	.extend directive, ARM 96
-no-mdebug command line option, Alpha 80	.fnend directive, ARM 96
-no-parallel option, M32RX 164	.fnstart directive, ARM96
-no-relax option, i960 151	.force_thumb directive, ARM 96
'-no-warn-explicit-parallel-conflicts' option,	.fpu directive, ARM 96
M32RX 165	.global
'-no-warn-unmatched-high' option, M32R 165	.handlerdata directive, ARM 96
-nocpp ignored (MIPS)	.insn
-noreplace command line option, Alpha 80	insn directive, s390
-0	.inst directive, ARM 96
-0 option, M32RX	.ldouble directive, ARM
-parallel option, M32RX	.little directive, M32RX 166
-R	.long directive, s390

.ltorg directive, ARM 96	.v850e2 directive, V850
.1torg directive, s390 225	.v850e2v3 directive, V850
.m32r directive, M32R 166	.vsave directive, ARM 99
.m32r2 directive, M32R2 166	.z8001
.m32rx directive, M32RX	.z8002
.movsp directive, ARM	
.noatomic directive, TIC6X	
.nocmp directive, TIC6X	•
.0	: (label)
.object_arch directive, ARM97	
.packed directive, ARM	
.pad directive, ARM	0
.param on HPPA	@1 1:G D10V
personality directive, ARM97	@word modifier, D10V
personality directive, ARM	
.pool directive, ARM	
.quad directive, s390	
	_ opcode prefix
req directive, ARM	
save directive, ARM	\
.secrel32 directive, ARM	\
.set arch=cpu	\" (doublequote character)
.set autoextend	\\ ('\' character)
.set doublefloat	\b (backspace character)
.set dsp	\ddd (octal character code)
.set dspr2	\f (formfeed character)
.set hardfloat	\n (newline character)
.set mcu	\r (carriage return character)
.set mdmx	\t (tab)
.set mips3d	\xd (hex character code)
.set mipsn	That is that dotted code)
.set mt	
.set noautoextend	1
.set nodsp	10 hit 1- 1900
.set nodspr2	16-bit code, i386
.set nomcu	
.set nomdmx	2
.set nomips3d	_
.set nomt	2byte directive, ARC 87
.set nosmartmips	
.set nosym32	3
.set pop	J
.set push	3byte directive, ARC 87
set singlefloat	3DNow!, i386
	3DNow!, x86-64
.set smartmips	<u></u>
.set softfloat	
.set sym32	4
setfp directive, ARM	430 support
short directive, s390	
.syntax directive, ARM	4byte directive, ARC
.thumb directive, ARM	
.thumb_func directive, ARM 98	A
.thumb_set directive, ARM	
.tlsdescseq directive, ARM 98	a.out
.unreq directive, ARM 98	a.out symbol attributes
.unwind_raw directive, ARM 99	'A_DIR' environment variable, TIC54X 243
.v850 directive, V850	ABI options, SH64
.v850e directive, V850	abort directive
.v850e1 directive, V850	ABORT directive

absolute section	Architecture variant option, CRIS 11	4
absolute-literals directive	architectures, PowerPC	
ADDI instructions, relaxation	architectures, SCORE	
addition, permitted arguments	architectures, SCORE 22 architectures, SPARC 23	
addresses	arguments for addition	
addresses, format of	arguments for subtraction	
addressing modes, D10V		
	arguments in expressions	
addressing modes, D30V	arithmetic functions	
addressing modes, H8/300	arithmetic operands	
addressing modes, M680x0	ARM data relocations	
addressing modes, M68HC11 177	ARM floating point (IEEE)	)4
addressing modes, SH	ARM identifiers	)4
addressing modes, SH64	ARM immediate character	
addressing modes, Z8000	ARM line comment character	
ADR reg, < label > pseudo op, ARM	ARM line separator	
ADRL reg, <a href="mailto:abel">ADRL reg, <a href="mailto:abel">ARM</a></a>	ARM machine directives	
advancing location counter	ARM opcodes 9	
align directive         45	ARM options (none)	
align directive, SPARC	ARM register names	
align directive, TIC54X	ARM support 9	
alignment for NEON instructions 94	ascii directive 4	
alignment of branch targets	asciz directive 4	
alignment of LOOP instructions	asg directive, TIC54X24	
Alpha floating point (IEEE) 83	assembler bugs, reporting	
Alpha line comment character 81	assembler crash	
Alpha line separator	assembler directive .3byte, RX	0
Alpha notes	assembler directive .arch, CRIS 11	8
Alpha options	assembler directive .dword, CRIS 11	7
Alpha registers	assembler directive .far, M68HC11	79
Alpha relocations	assembler directive .interrupt, M68HC11 17	
Alpha support	assembler directive .mode, M68HC11 17	79
Alpha Syntax	assembler directive .relax, M68HC11 17	79
Alpha-only directives	assembler directive .syntax, CRIS 11	7
altered difference tables	assembler directive .xrefb, M68HC11 17	
alternate syntax for the 680x0 172	assembler directive BSPEC, MMIX 19	
ARC floating point (IEEE) 87	assembler directive BYTE, MMIX 19	
ARC machine directives	assembler directive ESPEC, MMIX 19	
ARC opcodes	assembler directive GREG, MMIX 19	
ARC options (none)	assembler directive IS, MMIX	
ARC register names	assembler directive LOC, MMIX	
ARC special characters 87	assembler directive LOCAL, MMIX 19	
ARC support	assembler directive OCTA, MMIX	
arc5 arc5, ARC	assembler directive PREFIX, MMIX	
arc6 arc6, ARC	assembler directive TETRA, MMIX	
arc7 arc7, ARC	assembler directive WYDE, MMIX	
arc8 arc8, ARC	assembler directives, CRIS	
arch directive, i386	assembler directives, M68HC11	
arch directive, M680x0	assembler directives, M68HC12	
arch directive, x86-64	assembler directives, MMIX	
architecture options, i960	assembler directives, RX	
architecture options, IP2022	assembler internal logic error	
architecture options, IP2022	assembler unternal logic error	
architecture options, M16C	assembler, and linker	
architecture options, M32C	assembly listings, enabling	
architecture options, M32R	assigning values to symbols	
architecture options, M32R2	atmp directive, i860	
architecture options, M32RX	att_syntax pseudo op, i386	
architecture options, M680x0	att_syntax pseudo op, x86-64	59

attributes, symbol	$\mathbf{C}$
auxiliary attributes, COFF symbols 40	c_mode directive, TIC54X
auxiliary symbol information, COFF 50	'C54XDSP_DIR' environment variable, TIC54X
Av7	
AVR line comment character	call instructions, i386
AVR line separator	call instructions, relaxation
AVR modifiers	call instructions, x86-64
AVR opcode summary 105	callj, i960 pseudo-opcode
AVR options (none) 103	carriage return (\r)
AVR register names	case sensitivity, Z80
AVR support	
111 10 Support	cfi_endproc directive
	cfi_sections directive
B	cfi_startproc directive
	char directive, TIC54X
backslash (\\)	character constant, Z80
backspace (\b)	character constants
balign directive	character escape codes
balignl directive	character escapes, Z80
balignw directive	character, single
bes directive, TIC54X	characters used in symbols
big endian output, MIPS 11	clink directive, TIC54X
big endian output, PJ 9	code16 directive, i386
big-endian output, MIPS	code16gcc directive, i386
big-endian output, TIC6X	code32 directive, i386
bignums	code64 directive, i386
binary constants, TIC54X 243	code64 directive, x86-64
binary files, including	COFF auxiliary symbol information 50
binary integers	COFF structure debugging 72
bit names, IA-64	COFF symbol attributes
bitfields, not supported on VAX 263	COFF symbol descriptor 50
Blackfin directives	COFF symbol storage class
Blackfin options (none)	COFF symbol type 72
Blackfin support	COFF symbols, debugging 50
Blackfin syntax	COFF value attribute
block	COMDAT
branch improvement, M680x0	comm directive
branch improvement, M68HC11	command line conventions
branch improvement, VAX	command line options, V850
branch instructions, relaxation	command-line options ignored, VAX 259
branch recording, i960	comments
branch statistics table, i960	comments, M680x0
branch target alignment	comments, removed by preprocessor
0 0	common directive, SPARC
break directive, TIC54X	common sections
BSD syntax	common variable storage
bss directive, i960	compare and jump expansions, i960
bss directive, TIC54X	compare/branch instructions, i960
bss section	comparison expressions
bug criteria	conditional assembly
bug reports	constant, single character
bugs in assembler	constant, single character
Built-in symbols, CRIS	constants 27 constants, bignum 29
builtin math functions, TIC54X 244	, 9
builtin subsym functions, TIC54X	constants, character
bus lock prefixes, i386	constants, converted by preprocessor
bval	constants, floating point
byte directive	constants, integer
byte directive, TIC54X	constants, number
	constants, Sparc

constants, string	D10V registers	
constants, TIC54X	D10V size modifiers	
conversion instructions, i386	D10V sub-instruction ordering	120
conversion instructions, x86-64	D10V sub-instructions	
coprocessor wait, i386	D10V support	
copy directive, TIC54X	D10V syntax	
cpu directive, M680x0	D30V addressing modes	
CR16 Operand Qualifiers	D30V floating point	
CR16 support	D30V Guarded Execution	
crash of assembler	D30V line comment character	
CRIS 'emulation=crisaout' command line	D30V nops	
option	D30V nops after 32-bit multiply	
CRIS 'emulation=criself' command line option	D30V opcode summary	
	D30V optimization	
CRIS 'march=architecture' command line	D30V options	
option	D30V registers	
CRIS 'mul-bug-abort' command line option	D30V size modifiers	
	D30V sub-instruction ordering	
CRIS 'no-mul-bug-abort' command line option	D30V sub-instructions	
	D30V support	
CRIS 'no-underscore' command line option	D30V syntax	
	data alignment on SPARC	234
CRIS 'pic' command line option 114	data and text sections, joining	
CRIS 'underscore' command line option 114	data directive	50
CRIS '-N' command line option	data directive, TIC54X	
CRIS architecture variant option	data relocations, ARM	. 94
CRIS assembler directive .arch	data section	32
CRIS assembler directive .dword	data1 directive, M680x0	173
CRIS assembler directive syntax	data2 directive, M680x0	
CRIS assembler directives	datalabel, SH64	
CRIS built-in symbols	dbpc register, V850	
CRIS instruction expansion	dbpsw register, V850	266
CRIS line comment characters	debuggers, and symbol order	
CRIS options	debugging COFF symbols	
CRIS position-independent code 114	DEC syntax	
CRIS pseudo-op .arch	decimal integers	
CRIS pseudo-op .dword	def directive	50
CRIS pseudo-op .syntax	def directive, TIC54X	
CRIS pseudo-ops	density instructions	
CRIS register names	dependency tracking	
CRIS support	deprecated directives	75
CRIS symbols in position-independent code 116	desc directive	
ctbp register, V850	descriptor, of a.out symbol	40
ctoff pseudo-op, V850	dfloat directive, VAX	
ctpc register, V850	difference tables altered	
ctpsw register, V850	difference tables, warning	
current address	differences, mmixal	
current address, advancing	dim directive	
	directives and instructions	
D	directives for PowerPC	
	directives for SCORE	
D10V @word modifier	directives, Blackfin	
D10V addressing modes	directives, M32R	
D10V floating point	directives, M680x0	
D10V line comment character	directives, machine independent	
D10V opcode summary	directives, Xtensa	
D10V optimization	directives, Z8000	
D10V options	Disable floating-point instructions	190

Disable single-precision floating-point operations	errors, continuing after	
	ESA/390 floating point (IEEE)	
displacement sizing character, VAX	ESA/390 support	
dollar local symbols	ESA/390 Syntax	
dot (symbol)	ESA/390-only directives	
double directive	escape codes, character	
double directive, i386	eval directive, TIC54X	
double directive, M680x0	even	
double directive, M68HC11	even directive, M680x0	
double directive, RX	even directive, TIC54X	
double directive, TIC54X	exitm directive	
double directive, VAX	expr (internal section)	
double directive, x86-64	expression arguments	
doublequote (\")	expressions	
drlist directive, TIC54X	expressions, comparison	
drnolist directive, TIC54X 247	expressions, empty	
dual directive, i860	expressions, integer	
	extAuxRegister directive, ARC	
$\mathbf{E}$	extCondCode directive, ARC	
	extCoreRegister directive, ARC	
ECOFF sections	extend directive M68HC11	
ecr register, V850	extended directive, i960	-
eight-byte integer	extern directive	
eipc register, V850	extInstruction directive, ARC	
eipsw register, V850	extinstruction directive, Arto	<b>)</b> C
eject directive		
ELF symbol type	$\mathbf{F}$	
else directive	_	-0
elseif directive 50	fail directive	
empty expressions	far_mode directive, TIC54X	
emsg directive, TIC54X	faster processing ('-f')	
emulation         12           encoding options, i386         140	fatal signal	
encoding options, x86-64	fcnolist directive, TIC54X	
end directive	fepc register, V850	
endual directive, i860	fepsw register, V850	
ended directive	ffloat directive, VAX	
endfunc directive	field directive, TIC54X	
endianness, MIPS	file directive	
endianness, PJ	file directive, MSP 430	
endif directive	file name, logical	
endloop directive, TIC54X	files, including	
endm directive	files, input	
endm directive, TIC54X	fill directive	
endstruct directive, TIC54X	filling memory	
endunion directive, TIC54X	FLIX syntax 27	
environment settings, TIC54X	float directive	
EOF, newline must precede	float directive, i386	
ep register, V850	float directive, M680x0	73
<b>equ</b> directive	float directive, M68HC11	<b>7</b> 9
equ directive, TIC54X	float directive, RX	
<b>equiv</b> directive	float directive, TIC54X	47
<b>eqv</b> directive	float directive, VAX	30
<b>err</b> directive	float directive, x86-64	
error directive	floating point numbers	
error messages	floating point numbers (double)	
error on valid input	floating point numbers (single) 53, 6	
errors, caused by warnings	floating point, Alpha (IEEE)	33

floating point, ARC (IEEE)	hi pseudo-op, V850	267
floating point, ARM (IEEE) 94	hi0 pseudo-op, V850	267
floating point, D10V	hidden directive	. 53
floating point, D30V	high directive, M32R	165
floating point, ESA/390 (IEEE)	hilo pseudo-op, V850	267
floating point, H8/300 (IEEE)	HPPA directives not supported	130
floating point, HPPA (IEEE)	HPPA floating point (IEEE)	130
floating point, i386	HPPA Syntax	130
floating point, i960 (IEEE)	HPPA-only directives	
floating point, M680x0	hword directive	. 54
floating point, M68HC11		
floating point, MSP 430 (IEEE)	т	
floating point, RX	I	
floating point, s390	i370 support	135
floating point, SH (IEEE)	i386 16-bit code	145
floating point, SPARC (IEEE)	i386 arch directive	146
floating point, V850 (IEEE)	i386 att_syntax pseudo op	139
floating point, VAX	i386 conversion instructions	141
floating point, x86-64	i386 floating point	144
floating point, Z80	i386 immediate operands	140
flonums	i386 instruction naming	140
format of error messages	i386 instruction prefixes	142
format of warning messages	i386 intel_syntax pseudo op	139
formfeed (\f)	i386 jump optimization	144
<b>func</b> directive	i386 jump, call, return	140
functions, in expressions 41	i386 jump/call operands	
	i386 memory references	143
G	i386 mnemonic compatibility	141
G	i386 mul, imul instructions	147
gbr960, i960 postprocessor	i386 options	
gfloat directive, VAX	i386 register operands	
global	i386 registers	
global directive	i386 sections	
global directive, TIC54X	i386 size suffixes	
gp register, MIPS	i386 source, destination operands	
gp register, V850	i386 support	
grouping data	i386 syntax compatibility	
	i80386 support	
H	i860 machine directives	
	i860 opcodes	
H8/300 addressing modes	i860 support	
H8/300 floating point (IEEE)	i960 architecture options	
H8/300 line comment character	i960 branch recording	
H8/300 line separator	i960 callj pseudo-opcode	
H8/300 machine directives (none)	i960 compare and jump expansions	
H8/300 opcode summary	i960 compare/branch instructions	
H8/300 options	i960 floating point (IEEE)	
H8/300 registers	i960 machine directives	
H8/300 size suffixes	i960 opcodes	
H8/300 support	i960 options	
H8/300H, assembling for	i960 support	
half directive, ARC	IA-64 line comment character	
half directive, SPARC	IA-64 line separator	
half directive, TIC54X	IA-64 options	
hex character code (\xd)	IA-64 Processor-status-Register bit names	
hexadecimal integers	IA-64 registers	
hexadecimal prefix, Z80	I A C A 1 4:	
hfloat directive, VAX	IA-64 relocations	

IA-64 Syntax	instructions and directives
<b>ident</b> directive	int directive
identifiers, ARM	int directive, H8/300
identifiers, MSP 430	int directive, i386
<b>if</b> directive	int directive, TIC54X
<b>ifb</b> directive	int directive, x86-64
<b>ifc</b> directive	integer expressions
<b>ifdef</b> directive	integer, 16-byte
<b>ifeq</b> directive	integer, 8-byte
<b>ifeqs</b> directive	integers
<b>ifge</b> directive	integers, 16-bit 54
<b>ifgt</b> directive	integers, 32-bit 56
<b>ifle</b> directive	integers, binary
<b>iflt</b> directive	integers, decimal
<b>ifnb</b> directive	integers, hexadecimal
<b>ifnc</b> directive	integers, octal
<b>ifndef</b> directive	integers, one byte
<b>ifne</b> directive	intel_syntax pseudo op, i386
<b>ifnes</b> directive	intel_syntax pseudo op, x86-64
<b>ifnotdef</b> directive	internal assembler sections
immediate character, ARM	internal directive
immediate character, $M680x0$	invalid input
immediate character, VAX	invocation summary
immediate fields, relaxation	IP2K architecture options
immediate operands, i386	IP2K options
immediate operands, $x86-64$	IP2K support
imul instruction, i386	irp directive
imul instruction, x86-64	irpc directive
incbin directive	ISA options, SH64
include directive	
include directive search path	T
	J
include directive search path20indirect character, VAX262infix operators42	joining text and data sections
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142	joining text and data sections
include directive search path20indirect character, VAX262infix operators42	joining text and data sections
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144
include directive search path       20         indirect character, VAX       262         infix operators       42         inhibiting interrupts, i386       142         input       17         input file linenumbers       17         instruction aliases, s390       218	joining text and data sections       23         jump instructions, i386       141         jump instructions, x86-64       141         jump optimization, i386       144         jump optimization, x86-64       144
include directive search path       20         indirect character, VAX       262         infix operators       42         inhibiting interrupts, i386       142         input       17         input file linenumbers       17         instruction aliases, s390       218         instruction expansion, CRIS       115	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140
$\begin{array}{llllllllllllllllllllllllllllllllllll$	joining text and data sections       23         jump instructions, i386       141         jump instructions, x86-64       141         jump optimization, i386       144         jump optimization, x86-64       144
$\begin{array}{llllllllllllllllllllllllllllllllllll$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140
$\begin{array}{llllllllllllllllllllllllllllllllllll$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140 $\mathbf{L}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L  L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17instruction aliases, s390218instruction expansion, CRIS115instruction expansion, MMIX192instruction formats, s390215instruction marker, s390223instruction memonics, s390212instruction naming, i386140instruction operand modifier, s390221instruction operands, s390221instruction operands, s390213instruction operands, i386142instruction set, M680x0174	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L  L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17instruction aliases, s390218instruction expansion, CRIS115instruction expansion, MMIX192instruction formats, s390215instruction marker, s390223instruction memonics, s390212instruction naming, i386140instruction operand modifier, s390221instruction operands, s390221instruction operands, s390213instruction operands, i386142instruction set, M680x0174instruction set, M68HC11180	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17instruction aliases, s390218instruction expansion, CRIS115instruction expansion, MMIX192instruction formats, s390215instruction marker, s390223instruction memonics, s390212instruction naming, i386140instruction operand modifier, s390221instruction operands, s390213instruction prefixes, i386142instruction set, M680x0174instruction set, M68HC11180instruction summary, AVR105	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37 lcomm directive 57
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17instruction aliases, s390218instruction expansion, CRIS115instruction expansion, MMIX192instruction formats, s390215instruction marker, s390223instruction memonics, s390212instruction naming, i386140instruction operand modifier, s390221instruction operands, s390213instruction prefixes, i386142instruction set, M680x0174instruction set, M68HC11180instruction summary, AVR105instruction summary, D10V122	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140 jump/call operands, x86-64 120  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37 lcomm directive 57 lcomm directive, COFF 139
include directive search path20indirect character, VAX262infix operators42inhibiting interrupts, i386142input17input file linenumbers17instruction aliases, s390218instruction expansion, CRIS115instruction expansion, MMIX192instruction formats, s390215instruction marker, s390223instruction memonics, s390212instruction naming, i386140instruction operand modifier, s390221instruction operands, s390213instruction operands, i386142instruction set, M680x0174instruction set, M68HC11180instruction summary, AVR105instruction summary, D10V122instruction summary, D30V126	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37 lcomm directive 57 lcomm directive, COFF 139 ld 17
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140 jump/call operands, x86-64 120  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37 lcomm directive 57 lcomm directive, COFF 139 ld 17 ldouble directive M680x0 173
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections 23 jump instructions, i386 141 jump instructions, x86-64 141 jump optimization, i386 144 jump optimization, x86-64 144 jump/call operands, i386 140 jump/call operands, x86-64 140  L L16SI instructions, relaxation 274 L16UI instructions, relaxation 274 L32I instructions, relaxation 274 L8UI instructions, relaxation 274 L8UI instructions, relaxation 274 label (:) 27 label directive, TIC54X 248 labels 37 lcomm directive 57 lcomm directive, COFF 139 ld 17 ldouble directive M680x0 173 ldouble directive M68Nx0 179
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	joining text and data sections

length of symbols	LM32 modifiers
lflags directive (ignored) 57	LM32 opcode summary
line comment character	LM32 options (none)
line comment character, Alpha	LM32 register names
line comment character, ARM 94	LM32 support
line comment character, AVR 104	<b>In</b> directive
line comment character, D10V 120	lo pseudo-op, V850
line comment character, D30V	loc directive
line comment character, H8/300 127	loc_mark_labels directive 59
line comment character, IA-64	local common symbols
line comment character, M680x0	local directive
line comment character, MSP 430 198	local labels
line comment character, s390 211	local symbol names
line comment character, SH	local symbols, retaining in output 20
line comment character, SH64 231	location counter
line comment character, Sparc 235	location counter, advancing 62
line comment character, TIC6X	location counter, Z80
line comment character, V850 264	logical file name 52
line comment character, Z80	logical line number 57
line comment character, Z8000	logical line numbers
line comment characters, CRIS	long directive
line comment characters, MMIX	long directive, ARC
line directive	long directive, i386
line directive, MSP 430	long directive, TIC54X
line numbers, in input files	long directive, x86-64
line numbers, in warnings/errors	longcall pseudo-op, V850
line separator character	longcalls directive
*	longjump pseudo-op, V850
line separator, Alpha	loop directive, TIC54X
line separator, ARM	LOOP instructions, alignment
line separator, AVR	low directive, M32R
line separator, H8/300	108 directive, M321t
line separator, IA-64	·
line separator, SH	lval
line separator, SH64	LWP, i386
line separator, Sparc	LWP, x86-64
line separator, TIC6X	
line separator, Z8000	$\mathbf{M}$
lines starting with #	
linker	M16C architecture option
linker, and assembler	M32C architecture option
linkonce directive	M32C modifiers
<b>list</b> directive	M32C options
list directive, TIC54X	M32C support
listing control, turning off	M32R architecture options
listing control, turning on	M32R directives
listing control: new page 50	M32R options
listing control: paper size	M32R support
listing control: subtitle	M32R warnings
listing control: title line	M680x0 addressing modes
listings, enabling	M680x0 architecture options
literal directive	M680x0 branch improvement
literal pool entries, s390	M680x0 directives
literal_position directive	M680x0 floating point
literal_prefix directive	M680x0 immediate character
little endian output, MIPS	M680x0 line comment character 175
little endian output, PJ	M680x0 opcodes
little-endian output, MIPS	M680x0 options
little-endian output, TIC6X	M680x0 pseudo-opcodes
more character output, from the continue to th	TITOCOMO POCUCIO OPCOUCO

M680x0 size modifiers	MIPS CPU override	188
M680x0 support	MIPS debugging directives	
M680x0 syntax	MIPS DSP Release 1 instruction generation	10.
M68HC11 addressing modes	override	189
M68HC11 and M68HC12 support	MIPS DSP Release 2 instruction generation	
M68HC11 assembler directive .far	override	189
M68HC11 assembler directive .interrupt 179	MIPS ECOFF sections	
M68HC11 assembler directive .mode	MIPS endianness	
M68HC11 assembler directive .relax	MIPS ISA	
M68HC11 assembler directive .xrefb	MIPS ISA override	
M68HC11 assembler directives	MIPS little-endian output	
M68HC11 branch improvement	MIPS MCU instruction generation override	
M68HC11 floating point	MIPS MDMX instruction generation override	100
M68HC11 modifiers	Will 5 WDWA instruction generation override	180
M68HC11 opcodes	MIPS MIPS-3D instruction generation override	109
	Will 5 Will 5-3D instruction generation override	180
M68HC11 options       176         M68HC11 pseudo-opcodes       180	MIPS MT instruction generation override	
M68HC11 syntax	MIPS option stack	
M68HC12 assembler directives	MIPS processor	
machine dependencies	MIT	
machine directives, ARC	mlib directive, TIC54X	
machine directives, ARM	mlist directive, TIC54X	
machine directives, H8/300 (none)	MMIX assembler directive BSPEC	
machine directives, i860	MMIX assembler directive BYTE	
machine directives, i960	MMIX assembler directive ESPEC	
machine directives, MSP 430	MMIX assembler directive GREG	
machine directives, SH	MMIX assembler directive IS	
machine directives, SH64	MMIX assembler directive LOC	
machine directives, SPARC	MMIX assembler directive LOCAL	
machine directives, TIC54X	MMIX assembler directive OCTA	
machine directives, TIC6X	MMIX assembler directive PREFIX	
machine directives, V850	MMIX assembler directive TETRA	
machine directives, VAX	MMIX assembler directive WYDE	
machine directives, x86	MMIX assembler directives	
machine independent directives	MMIX line comment characters	
machine instructions (not covered) 16	MMIX options	
machine-independent syntax	MMIX pseudo-op BSPEC	
macro directive 59	MMIX pseudo-op BYTE	
macro directive, TIC54X	MMIX pseudo-op ESPEC	
macros	MMIX pseudo-op GREG	
macros, count executed 61	MMIX pseudo-op IS	
Macros, MSP 430	MMIX pseudo-op LOC	194
macros, TIC54X	MMIX pseudo-op LOCAL	194
make rules	MMIX pseudo-op OCTA	195
manual, structure and purpose	MMIX pseudo-op PREFIX	196
math builtins, TIC54X	MMIX pseudo-op TETRA	
Maximum number of continuation lines 21	MMIX pseudo-op WYDE	195
memory references, i386	MMIX pseudo-ops	194
memory references, x86-64	MMIX register names	
memory-mapped registers, TIC54X	MMIX support	191
merging text and data sections	mmixal differences	
messages from assembler	mmregs directive, TIC54X	249
MicroBlaze architectures	mmsg directive, TIC54X	
MicroBlaze directives	MMX, i386	
MicroBlaze support	MMX, x86-64	
minus, permitted arguments 42	mnemonic compatibility, i386	
MIPS architecture options	mnemonic suffixes, i386	
MIPS big-endian output	mnemonic suffixes, x86-64	

mnemonics for opcodes, VAX	0
mnemonics, AVR	object attributes
mnemonics, D10V	object file
mnemonics, D30V	object file format
mnemonics, H8/300	object file name
mnemonics, LM32	object file, after errors
mnemonics, SH	obsolescent directives
mnemonics, SH64	octa directive
mnemonics, Z8000	octal character code ( $\ddd$ )
mnolist directive, TIC54X	octal integers
Motorola syntax for the 680x0	offset directive, V850
MOVI instructions, relaxation	opcode mnemonics, VAX
MOVW and MOVT relocations, ARM 94	opcode names, Xtensa
MRI compatibility mode	opcode summary, AVR
mri directive	opcode summary, D10V
MRI mode, temporarily	opcode summary, D30V
MSP 430 floating point (IEEE)	opcode summary, H8/300
MSP 430 identifiers	opcode summary, LM32
MSP 430 line comment character	opcode summary, SH
MSP 430 machine directives	opcode summary, SH64
MSP 430 macros	opcode summary, Z8000
	opcodes for ARC
MSP 430 opcodes	opcodes for ARM
MSP 430 profiling capability	opcodes for MSP 430
	opcodes for V850
MSP 430 register names	opcodes, i860
MSP 430 support	opcodes, i960
MSP430 Assembler Extensions	opcodes, M680x0
mul instruction, i386	opcodes, M68HC11
mul instruction, x86-64	operand delimiters, i386
	operand delimiters, x86-64
N	operand notation, VAX
	operands in expressions
name	operator precedence
named section	operators, in expressions
named sections	operators, permitted arguments
names, symbol	optimization, D10V
naming object file	optimization, D30V
new page, in listings	optimizations
newblock directive, TIC54X	option directive, ARC
newline (\n)	option directive, TIC54X
newline, required at file end	option summary
no-absolute-literals directive	options for Alpha 80
no-longcalls directive	options for ARC (none)
no-schedule directive	options for ARM (none)
no-transform directive	options for AVR (none)
nolist directive	options for Blackfin (none) 109
nolist directive, TIC54X	options for i386
NOP pseudo op, ARM 99	options for IA-64
notes for Alpha 80	options for LM32 (none)
null-terminated strings	options for MSP430 (none)
number constants	options for PDP-11209
number of macros executed 61	options for PowerPC 20'
numbered subsections	options for s390
numbers, 16-bit	options for SCORE
numeric values41	options for SPARC 23
nword directive, SPARC	options for TIC6X
,	options for V850 (none)

options for VAX/VMS	PowerPC options	07
options for x86-64	PowerPC support	07
options for Z80	precedence of operators	42
options, all versions of assembler 19	precision, floating point	29
options, command line	prefix operators	41
options, CRIS	prefixes, i386	42
options, D10V	preprocessing	
options, D30V	preprocessing, turning on and off	
options, H8/300	previous directive	
options, i960	primary attributes, COFF symbols	
options, IP2K	print directive	
options, M32C	proc directive, SPARC	
options, M32R	profiler directive, MSP 430 1	
options, M680x0	profiling capability for MSP 430 2	
options, M68HC11	protected directive	
options, MMIX	pseudo-op .arch, CRIS	
options, PJ	pseudo-op .dword, CRIS	
options, RX	pseudo-op .syntax, CRIS 1	
options, SH	pseudo-op BSPEC, MMIX 1	
options, SH64	pseudo-op BYTE, MMIX 1	
options, TIC54X	pseudo-op ESPEC, MMIX 1	
options, Z8000	pseudo-op GREG, MMIX 1	
org directive	pseudo-op IS, MMIX 1	
other attribute, of a.out symbol 40	pseudo-op LOC, MMIX 1	
output file	pseudo-op LOCAL, MMIX 1	
	pseudo-op OCTA, MMIX 1	
D	pseudo-op PREFIX, MMIX 1	
P	pseudo-op TETRA, MMIX 1	
p2align directive	pseudo-op WYDE, MMIX	
p2align1 directive	pseudo-opcodes, M680x0	
p2alignw directive	pseudo-opcodes, M68HC11	
padding the location counter	pseudo-ops for branch, VAX	
padding the location counter given a power of two	pseudo-ops, CRIS	
	pseudo-ops, machine independent	
padding the location counter given number of	pseudo-ops, MMIX 1	
bytes	psize directive	
page, in listings	PSR bits	
paper size, for listings 64	pstring directive, TIC54X 2	50
paper size, for listings         64           paths for .include         20	pstring directive, TIC54X         2           psw register, V850         2	250 266
paths for .include	pstring directive, TIC54X         2           psw register, V850         2           purgem directive	50 266 64
paths for .include	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler.	250 266 64 16
paths for .include	pstring directive, TIC54X         2           psw register, V850         2           purgem directive	250 266 64 16
paths for .include	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler.	250 266 64 16
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive	250 266 64 16
paths for .include20patterns, writing in memory53PDP-11 comments204PDP-11 floating-point register syntax204PDP-11 general-purpose register syntax204	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive	250 666 64 16 64
paths for .include20patterns, writing in memory53PDP-11 comments204PDP-11 floating-point register syntax204PDP-11 general-purpose register syntax204PDP-11 instruction naming204	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive Q quad directive 2	250 266 64 16 64
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive 2  Q quad directive quad directive 1	250 266 64 16 64 65 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive Q quad directive 2	250 266 64 16 64 65 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive 2  Q quad directive quad directive 1	250 266 64 16 64 65 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive 2  Q quad directive quad directive, i386 1 quad directive, x86-64 1	250 266 64 16 64 65 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive  Q quad directive quad directive, i386 1 quad directive, x86-64 1	250 266 64 16 64 64 44 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1	250 266 64 16 64 65 44 44
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206         plus, permitted arguments       42	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1 ref directive, TIC54X 2	250 266 64 16 64 65 44 44 45
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206         plus, permitted arguments       42         popsection directive       63	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1 ref directive, TIC54X 2 register directive, SPARC 2	250 266 64 16 64 65 44 44 45 248
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206         plus, permitted arguments       42         popsection directive       63         Position-independent code, CRIS       114	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1 ref directive, TIC54X 2 register directive, SPARC 2 register names, Alpha	250 266 64 16 64 65 44 44 44 45 848 842 81
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206         plus, permitted arguments       42         popsection directive       63         Position-independent code, CRIS       114         Position-independent code, symbols in, CRIS       116	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1 ref directive, TIC54X 2 register directive, SPARC 2 register names, Alpha register names, ARC	250 266 64 16 64 65 44 44 45 248 248 81 87
paths for .include       20         patterns, writing in memory       53         PDP-11 comments       204         PDP-11 floating-point register syntax       204         PDP-11 general-purpose register syntax       204         PDP-11 instruction naming       204         PDP-11 support       202         PDP-11 syntax       204         PIC code generation for ARM       93         PIC code generation for M32R       164         PIC selection, MIPS       182         PJ endianness       9         PJ options       206         PJ support       206         plus, permitted arguments       42         popsection directive       63         Position-independent code, CRIS       114	pstring directive, TIC54X 2 psw register, V850 2 purgem directive purpose of GNU assembler pushsection directive   Q quad directive quad directive, i386 1 quad directive, x86-64 1  R real-mode code, i386 1 ref directive, TIC54X 2 register directive, SPARC 2 register names, Alpha	250 266 64 16 64 65 44 44 45 248 87 94

register names, CRIS	s390 instruction mnemonics	
register names, H8/300	s390 instruction operand modifier 22	
register names, IA-64	s390 instruction operands	
register names, LM32	s390 instruction syntax	
register names, MMIX	s390 line comment character	
register names, MSP 430	s390 literal pool entries	
register names, Sparc	s390 options	
register names, V850	s390 register naming	
register names, VAX	s390 support	
register names, Xtensa	sblock directive, TIC54X 24	
register names, Z80	sbttl directive	
register naming, s390	schedule directive	
register operands, i386	scl directive	
register operands, x86-64	SCORE architectures	26
registers, D10V	SCORE directives	26
registers, D30V	SCORE options 22	26
registers, i386	SCORE processor 22	26
registers, SH	sdaoff pseudo-op, V850	68
registers, SH64	search path for .include	20
registers, TIC54X memory-mapped	sect directive, MSP 430	
registers, x86-64	sect directive, TIC54X24	
registers, Z8000	section directive (COFF version)	
relaxation	section directive (ELF version)	
relaxation of ADDI instructions	section directive, V850 20	
relaxation of branch instructions	section override prefixes, i386	
relaxation of call instructions	Section Stack	
relaxation of immediate fields	section-relative addressing	
relaxation of L16SI instructions	sections	
relaxation of L16UI instructions	sections in messages, internal	
relaxation of L32I instructions	sections, i386	
relaxation of L8UI instructions	sections, named	
relaxation of MOVI instructions	sections, x86-64	
reloc directive	seg directive, SPARC	
relocation	segm	
relocation example	set directive	
relocations, Alpha	set directive. Conserved the set directive, TIC54X	
relocations, Sparc	SH addressing modes	
repeat prefixes, i386		
reporting bugs in assembler	SH floating point (IEEE)	
rept directive	SH line comment character	
reserve directive, SPARC	SH line separator	
return instructions, i386	SH machine directives	
•	SH opcode summary	
return instructions, x86-64	SH options	
÷ '	SH registers	
PV aggraphlan directive 2buts 210	SH support	
RX assembler directive .3byte	SH64 ABI options	
RX assembler directives	SH64 addressing modes	
RX floating point	1	31
RX modifiers	SH64 line comment character 23	
RX options	SH64 line separator	
RX support	SH64 machine directives	32
	SH64 opcode summary	
$\mathbf{S}$	SH64 options	
b	SH64 registers	32
s390 floating point	SH64 support	
s390 instruction aliases	shigh directive, M32R 16	65
s390 instruction formats	short directive	68
s390 instruction marker	short directive, ARC	90

short directive, TIC54X	standard input, as input file
SIMD, i386	statement separator character
SIMD, x86-64	statement separator, Alpha 81
single character constant	statement separator, ARM
single directive	statement separator, AVR 104
<b>single</b> directive, i386	statement separator, H8/300
single directive, x86-64	statement separator, IA-64 156
single quote, Z80	statement separator, SH
sixteen bit integers 54	statement separator, SH64
sixteen byte integer	statement separator, Sparc
size directive (COFF version)69	statement separator, TIC6X
size directive (ELF version)69	statement separator, Z8000
size modifiers, D10V	statements, structure of
size modifiers, D30V	statistics, about assembly
size modifiers, M680x0	stopping the assembly
size prefixes, i386	string constants
size suffixes, H8/300	string directive
size, translations, Sparc	string directive on HPPA
sizes operands, i386	string directive, TIC54X
sizes operands, x86-64	string literals
skip directive	string, copying to object file
	string16 directive
skip directive, M680x0         173           skip directive, SPARC         242	string16, copying to object file
skip directive, SFARC         242           sleb128 directive         69	
	string32 directive
small objects, MIPS ECOFF	string32, copying to object file
SmartMIPS instruction generation override 189	string64 directive
SOM symbol attributes	string64, copying to object file
source program	string8 directive
source, destination operands; i386	string8, copying to object file
source, destination operands; x86-64	struct directive
sp register	struct directive, TIC54X
sp register, V850	structure debugging, COFF
space directive	sub-instruction ordering, D10V
space directive, TIC54X	sub-instruction ordering, D30V
space used, maximum for assembly	sub-instructions, D10V
SPARC architectures	sub-instructions, D30V
Sparc constants	subexpressions
SPARC data alignment	${\tt subsection \ directive} \ \dots \ \ 71$
SPARC floating point (IEEE)	subsym builtins, TIC54X
Sparc line comment character	subtitles for listings
Sparc line separator	subtraction, permitted arguments 42
SPARC machine directives	summary of options
SPARC options	support
Sparc registers	supporting files, including
Sparc relocations	suppressing warnings
Sparc size translations	sval
SPARC support	symbol attributes
SPARC syntax	symbol attributes, a.out
special characters, ARC 87	symbol attributes, COFF
special characters, M680x0	symbol attributes, SOM $\dots \dots
special purpose registers, MSP 430 198	symbol descriptor, COFF50
sslist directive, TIC54X	symbol modifiers 104, 160, 162, 178, 209
ssnolist directive, TIC54X	symbol names
<b>stabd</b> directive	symbol names, '\$' in
<b>stabn</b> directive	symbol names, local
stabs directive	symbol names, temporary
stabx directives	symbol storage class (COFF)
standard assembler sections	symbol type

symbol type, COFF	TIC6X machine directives 2	253
symbol type, ELF	TIC6X options	253
symbol value	TIC6X support	
symbol value, setting	time, total for assembly	23
symbol values, assigning	title directive	
symbol versioning	TMS320C6X support	253
symbol, common	tp register, V850	
symbol, making visible to linker	transform directive	
symbolic debuggers, information for 69	trusted compiler	
symbols	turning preprocessing on and off	
Symbols in position-independent code, CRIS 116	type directive (COFF version)	
symbols with uppercase, VAX/VMS	type directive (ELF version)	
symbols, assigning values to	type of a symbol	39
Symbols, built-in, CRIS		
Symbols, CRIS, built-in	U	
symbols, local common		
symver directive         71           syntax compatibility, i386         139	ualong directive, SH	
syntax compatibility, x86-64	uaword directive, SH	
syntax, AVR	ubyte directive, TIC54X	
syntax, Blackfin	uchar directive, TIC54X	
syntax, D10V	uint directive, TIC54X	
syntax, D30V	uleb128 directive	
syntax, LM32	ulong directive, TIC54X	
syntax, M32C	undefined section	
syntax, M680x0	union directive, TIC54X	
syntax, M68HC11 177, 178	unsegm	
syntax, machine-independent 25	usect directive, TIC54X	
syntax, RX	ushort directive, TIC54X	
syntax, SPARC	uword directive, TIC54X	248
syntax, Xtensa assembler	uword directive, TIC54X	248
	uword directive, TIC54X	248
syntax, Xtensa assembler		
syntax, Xtensa assembler         271           sysproc directive, i960         152           T	<b>V</b> V850 command line options	263 266
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27	V V850 command line options	263 266 264
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)         tab directive, TIC54X       250	V V850 command line options	263 266 264 266
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72	V  V850 command line options	263 266 264 266 267
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2	263 266 264 266 267 263
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2	263 264 264 267 263 264
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2         V850 support       2	263 266 264 267 263 264 263
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2	263 266 264 266 263 264 73
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2         value attribute, COFF       2	263 264 264 263 263 263 73
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 options       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2         value attribute, COFF       2         value of a symbol       2	263 266 264 263 263 264 73 73 39
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2         value attribute, COFF       2         value of a symbol       2         var directive, TIC54X       2	263 264 264 263 263 73 73 39 251
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2         value attribute, COFF       2         value of a symbol       2         var directive, TIC54X       2         VAX bitfields not supported       2	263 266 264 263 73 263 39 251 263
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91	V         V850 command line options       2         V850 floating point (IEEE)       2         V850 line comment character       2         V850 machine directives       2         V850 opcodes       2         V850 options (none)       2         V850 register names       2         V850 support       2         val directive       2         value attribute, COFF       2         value of a symbol       2         var directive, TIC54X       2         VAX bitfields not supported       2         VAX branch improvement       2	263 266 264 266 263 73 39 251 263 261
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144	V  V850 command line options	263 266 264 263 263 73 39 251 263 261 259
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244	V  V850 command line options	263 264 264 266 263 73 39 251 263 261 2259
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246	V  V850 command line options	263 264 264 263 263 73 263 263 261 2259 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252	V  V850 command line options	263 264 264 266 263 73 263 261 262 262 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252         TIC54X subsym builtins       251         TIC54X support       243	V  V850 command line options 2  V850 floating point (IEEE) 2  V850 line comment character 2  V850 machine directives 2  V850 opcodes 2  V850 options (none) 2  V850 register names 2  V850 support 2  val directive value attribute, COFF value of a symbol var directive, TIC54X 2  VAX bitfields not supported 2  VAX branch improvement 2  VAX command-line options ignored 2  VAX displacement sizing character 2  VAX immediate character 2  VAX indirect character 2  VAX indirect character 2  VAX machine directives 2	263 264 264 266 267 263 73 39 251 263 262 262 262 262 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252         TIC54X subsym builtins       251         TIC54X support       243         TIC54X-specific macros       251	V  V850 command line options	263 264 264 263 263 263 73 263 261 262 262 262 262 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252         TIC54X subsym builtins       251         TIC54X support       243         TIC54X-specific macros       251         TIC6X big-endian output       253	V  V850 command line options 2  V850 floating point (IEEE) 2  V850 line comment character 2  V850 machine directives 2  V850 opcodes 2  V850 options (none) 2  V850 register names 2  V850 support 2  val directive 2  value attribute, COFF 2  value of a symbol 3  var directive, TIC54X 2  VAX bitfields not supported 2  VAX branch improvement 2  VAX command-line options ignored 2  VAX displacement sizing character 2  VAX immediate character 2  VAX indirect character 2  VAX machine directives 2  VAX opcode mnemonics 2  VAX operand notation 2	263 264 264 263 263 73 261 263 262 262 262 262 262 262 262 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252         TIC54X subsym builtins       251         TIC54X support       243         TIC54X-specific macros       251         TIC6X big-endian output       253         TIC6X line comment character       253	V  V850 command line options 2  V850 floating point (IEEE) 2  V850 line comment character 2  V850 machine directives 2  V850 opcodes 2  V850 options (none) 2  V850 register names 2  V850 support 2  val directive 2  value attribute, COFF 2  value of a symbol 3  var directive, TIC54X 2  VAX bitfields not supported 2  VAX branch improvement 2  VAX command-line options ignored 2  VAX displacement sizing character 2  VAX immediate character 2  VAX indirect character 2  VAX machine directives 2  VAX opcode mnemonics 2  VAX operand notation 2  VAX register names 2	263 264 264 264 263 73 263 39 2251 263 262 262 262 262 262 262 262 262 262
syntax, Xtensa assembler       271         sysproc directive, i960       152         T       152         tab (\t)       27         tab directive, TIC54X       250         tag directive       72         tag directive, TIC54X       250         tdaoff pseudo-op, V850       268         temporary symbol names       38         text and data sections, joining       23         text directive       72         text section       32         tfloat directive, i386       144         tfloat directive, x86-64       144         Thumb support       91         TIC54X builtin math functions       244         TIC54X machine directives       246         TIC54X memory-mapped registers       252         TIC54X subsym builtins       251         TIC54X support       243         TIC54X-specific macros       251         TIC6X big-endian output       253	V  V850 command line options 2  V850 floating point (IEEE) 2  V850 line comment character 2  V850 machine directives 2  V850 opcodes 2  V850 options (none) 2  V850 register names 2  V850 support 2  val directive 2  value attribute, COFF 2  value of a symbol 3  var directive, TIC54X 2  VAX bitfields not supported 2  VAX branch improvement 2  VAX command-line options ignored 2  VAX displacement sizing character 2  VAX immediate character 2  VAX indirect character 2  VAX machine directives 2  VAX opcode mnemonics 2  VAX operand notation 2	263 264 264 264 263 73 263 261 262 262 262 262 262 262 262 262 262

VAX/VMS options	VAX/VMS options	v96 64 instruction naming	140
version directive, TIC54X			
version of assembler			
versions of symbols			
visibility         53, 56, 64         x86-64 memory references         143           VMS (VAX) options         259         x86-64 options         138           vtable_entry directive         74         x86-64 register operands         140           vtable_inherit directive         74         x86-64 register operands         140           warbel_entry directive         74         x86-64 register operands         140           warbel_entry directive         74         x86-64 register operands         140           warbel_entry directive         74         x86-64 sections         140           warning directive         74         x86-64 support         138           warning for altered difference tables         20         x86-64 support         138           warning messages         18         xfloat directive, TIC54X         247           warnings, susing error         24         xlong directive, TIC54X         247           warnings, suppressing         24         xtensa architecture         270           warnings, suypressing         24         xtensa assembler syntax         271           weak directive         74         xtensa assembler syntax         271           weak directive         74         xtensa assembler syntax         2			
VMS (VAX) options			
vtable_interit directive         74         x86-64 register operands         140           vtable_inherit directive         74         x86-64 registers         141           x86-64 sections         140           warning directive         74         x86-64 size suffixes         140           warning directive         74         x86-64 source, destination operands         140           warning directive         74         x86-64 support         138           warning messages         18         x86-64 support         138           warnings, causing error         24         x100 directive, TIC54X         247           warnings, suppressing         24         Xtensa architecture         270           warnings, switching on         24         Xtensa assembler syntax         271           wark directive         74         Xtensa addirectives         275           wak directive         74         Xtensa appode names         271           Xtensa optode names         271         Xtensa register names         272           whitespace, removed by preprocessor         25         xword directive, SPARC         242           width of continuation lines of disassembly output         21         Z80 \$         25           Width of first line di	VMS (VAX) options		
vtable_inherit directive         74         x86-64 registers         141           x86-64 sections         140           x86-64 size suffixes         140           warning directive         74         x86-64 source, destination operands         140           warning directive         74         x86-64 source, destination operands         140           warning for altered difference tables         20         x86-64 source, destination operands         140           warnings, susing error         24         x86-64 support         138           warnings, suspressing         24         xlong directive, TIC54X         248           warnings, switching on         24         xtensa architecture         270           warnings, switching on         24         xtensa opcode names         271           weak directive         74         xtensa opcode names         271           weak directive         74         xtensa opcode names         272           whitespace         25         xtensa opcode names         272           whitespace, removed by preprocessor         25         Z           width of first line disassembly output         21         Z80         \$2           Width of first line disassembly output         21         Z80 floating point </td <td></td> <td></td> <td></td>			
W			
W         x86-64 size suffixes         140           warning directive         74         x86-64 source, destination operands         140           warning for altered difference tables         20         x86-64 support         138           warning messages         18         xf1oat directive, TIC54X         248           warnings, Causing error         24         xf1oat directive, TIC54X         248           warnings, M32R         166         Xtensa architecture         270           warnings, suppressing         24         Xtensa architecture         270           warnings, switching on         24         Xtensa architecture         270           weak directive         74         Xtensa directives         275           weak directive         74         Xtensa opcode names         271           weak directive         74         Xtensa register names         272           whitespace         25         wide floating point directives, VAX         260           width of continuation lines of disassembly output         21         Z80         Z80           Width of first line disassembly output         21         Z80 floating point         255           wing directive, TIC54X         247         Z80 floating point         255      <			
X86-64 source, destination operands	** 7		
warning directive	W		
warning for altered difference tables 20 x86-64 syntax compatibility 139 warning messages 18 xfloat directive, TIC54X 247 warnings, causing error 24 xlong directive, TIC54X 248 warnings, M32R 166 Xtensa architecture 270 warnings, swippressing 24 Xtensa architecture 270 warnings, switching on 24 Xtensa directives 271 warnings, switching on 24 Xtensa directives 271 weak directive 74 Xtensa opcode names 271 weakref directive 74 Xtensa opcode names 271 whitespace 25 wide floating point directives, VAX 260 width directive, TIC54X 248 Width of continuation lines of disassembly output 21 Z80 \$	warning directive		
warning messages			
warnings, causing error         24         xlong directive, TIC54X         248           warnings, M32R         166         Xtensa architecture         270           warnings, suppressing         24         Xtensa adirectives         271           warnings, switching on         24         Xtensa directives         275           weak directive         74         Xtensa opcode names         271           weakref directive         74         Xtensa opcode names         272           whitespace         25         xword directive, FPARC         242           whitespace, removed by preprocessor         25         xword directive, FPARC         242           Width of fosulting point directives, VAX         260         260         260           width directive, TIC54X         248         Z           Width of continuation lines of disassembly output         21         Z80         2           280 floating point         255         254           Width of first line disassembly output         21         Z80 floating point         255           word directive, TIC54X         247         Z80 line comment character         254           word directive, TIC54X         247         Z80 line comment character         255           word directive			
warnings, M32R.			
warnings, suppressing       24       Xtensa assembler syntax       271         warnings, switching on       24       Xtensa directives       275         weak directive       74       Xtensa opcode names       271         weakeref directive       74       Xtensa register names       272         whitespace       25       xword directive, SPARC       242         width of atting point directives, VAX       260       260         width directive, TIC54X       248       Z         Width of continuation lines of disassembly output       21       280 \$       254         Width of first line disassembly output       21       280 \$       254         Width of source line output       21       280 floating point       255         wmsg directive, TIC54X       247       280 line comment character       254         word directive, ARC       90       280 registers       255         word directive, B4/300       129       280 support       254         word directive, B5ARC       242       280 Syntax       254         word directive, TIC54X       248       280 ysinax       254         word directive, S86-64       144       280 options       255         word directive, S86-64 <t< td=""><td></td><td></td><td></td></t<>			
warnings, switching on       24       Xtensa directives       275         weak directive       74       Xtensa opcode names       271         weakref directive       74       Xtensa register names       272         whitespace       25       xword directive, SPARC       242         width floating point directives, VAX       260       260         width directive, TIC54X       248       Z         Width of continuation lines of disassembly output       21       Z80         Width of source line output       21       Z80 floating point       254         Width of source line output       21       Z80 floating point       255         word directive, TIC54X       247       Z80 line comment character       254         word directive, TIC54X       247       Z80 options       254         word directive, ARC       90       Z80 support       254         word directive, H8/300       129       Z80 support       254         word directive, SPARC       242       Z80, \       254         word directive, SPARC       242       Z80, \       254         word directive, x86-64       144       Z80-only directives       255         word directive, x86-64       144       Z80-only dire			
weak directive         74         Xtensa opcode names         271           weakref directive         74         Xtensa register names         272           whitespace         25         xword directive, SPARC         242           width floating point directives, VAX         260         Width directive, TIC54X         248           Width of continuation lines of disassembly output         21         Z80 \$         254           Width of first line disassembly output         21         Z80 floating point         255           width of source line output         21         Z80 floating point         255           word directive, TIC54X         247         Z80 floating point         255           word directive, TIC54X         247         Z80 options         254           word directive, ARC         90         Z80 registers         255           word directive, H8/300         129         Z80 support         254           word directive, i386         144         Z80 Syntax         254           word directive, SPARC         242         Z80, case sensitivity         255           word directive, X86-64         144         Z80-only directives         255           word directive, X86-64         144         Z80-only directives         255 <td></td> <td></td> <td></td>			
weakref directive       74       Xtensa register names       272         whitespace, removed by preprocessor       25       xword directive, SPARC       242         wide floating point directives, VAX       260       260         width directive, TIC54X       248       Z         Width of continuation lines of disassembly output       21       280 \$       254         Width of first line disassembly output       21       280 '       254         Width of source line output       21       280 floating point       255         word directive, TIC54X       247       280 line comment character       254         word directive, ARC       90       280 registers       255         word directive, H8/300       129       280 support       254         word directive, i386       144       280 Syntax       254         word directive, SPARC       242       280, \asses ensitivity       255         word directive, x86-64       144       280-only directives       255         word directive, x86-64       144       280-only directives       255         wval       258       2800 directives       255         word directive, x86-64       144       280-only directives       255         word dir			
whitespace whitespace, removed by preprocessor       25 wide floating point directives, VAX       260 width directive, TIC54X       248         Width of continuation lines of disassembly output       21 Z80 \$       254         Width of first line disassembly output       21 Z80 floating point       254         Width of source line output       21 Z80 floating point       255         wmsg directive, TIC54X       247 Z80 line comment character       254         word directive, ARC       90 Z80 registers       255         word directive, H8/300       129 Z80 support       254         word directive, SPARC       242 Z80, \       254         word directive, TIC54X       248 Z80, case sensitivity       255         word directive, x86-64       144 Z80-only directives       255         witting patterns in memory       53 Z8000 addressing modes       257         X       Z8000 line comment character       257         Z8000 line comment character       257         Z8000 line comment character       257	weakref directive		
white floating point directives, VAX 260 width directive, TIC54X 248 Width of continuation lines of disassembly output 21 Width of first line disassembly output 21 Width of source line output 21 word directive, TIC54X 247 word directive, TIC54X 247 word directive, ARC 90 word directive, H8/300 129 word directive, i386 144 word directive, SPARC 242 word directive, TIC54X 248 word directive, TIC54X 249 word directive, SPARC 240 word directive, SPARC 241 word directive, X86-64 144 word directive, x86-64  word directive, x86-64  word directive, and in the interview and in the interview and in the interview and inte	whitespace		
width directive, TIC54X.       248       Z         Width of continuation lines of disassembly output       21       Z80 \$	whitespace, removed by preprocessor 25	Aword directive, printe	212
Width of continuation lines of disassembly output       21       Z80 \$       254         Width of first line disassembly output       21       Z80 '       254         Width of source line output       21       Z80 floating point       255         wmsg directive, TIC54X       247       Z80 line comment character       254         word directive       74       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, FRC       242       Z80, \       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         x86       258       Z8000 directives       258         Z8000 line comment character       257         Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257	wide floating point directives, VAX 260		
Width of first line disassembly output       21       Z80 '       254         Width of source line output       21       Z80 floating point       255         wmsg directive, TIC54X       247       Z80 line comment character       254         word directive       74       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, FPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         wal       258       Z8000 line comment character       257         X       Z8000 opcode summary       259         x86 machine directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point <td></td> <td><math>{f Z}</math></td> <td></td>		${f Z}$	
Width of first line disassembly output       21       Z80 '       254         Width of source line output       21       Z80 floating point       255         wmsg directive, TIC54X       247       Z80 line comment character       254         word directive       74       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, x86-64       144       Z80-only directives       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         x800       258       Z8000 line comment character       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268 <tr< td=""><td>Width of continuation lines of disassembly output</td><td>700 ¢</td><td>254</td></tr<>	Width of continuation lines of disassembly output	700 ¢	254
Width of source line output       21       Z80 floating point       255         wmsg directive, TIC54X       247       Z80 line comment character       254         word directive       74       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         x800       258       Z8000 directives       258         x8000 line separator       257         x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero r			
wmsg directive, TIC54X.       247       Z80 line comment character       254         word directive       74       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         wval       258       Z8000 directives       258         Z8000 line comment character       257         X       Z8000 line separator       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
wind directive, ITC-94X       247       Z80 options       254         word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         wval       258       Z8000 line comment character       258         Z8000 line separator       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, ARC       90       Z80 registers       255         word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z8000 addressing modes       257         wval       258       Z8000 line comment character       257         Z8000 line separator       257         Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, H8/300       129       Z80 support       254         word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z8000 addressing modes       257         z8000 line comment character       258         Z8000 line separator       257         z86000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, i386       144       Z80 Syntax       254         word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z8000 addressing modes       257         xval       258       Z8000 line comment character       257         Z8000 line separator       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, SPARC       242       Z80, \       254         word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z8000 addressing modes       257         wval       258       Z8000 directives       258         Z8000 line comment character       257         Z8000 line separator       257         x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 arch directive       146       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, TIC54X       248       Z80, case sensitivity       255         word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         wval       258       Z8000 directives       258         Z8000 line comment character       257         Z8000 line separator       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
word directive, x86-64       144       Z80-only directives       255         writing patterns in memory       53       Z800 addressing modes       257         wval       258       Z8000 directives       258         X       Z8000 line comment character       257         Z8000 line separator       257         Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
writing patterns in memory       53       Z800 addressing modes       257         wval       258       Z8000 directives       258         Z8000 line comment character       257         Z8000 line separator       257         Z8000 opcode summary       259         x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
wval       258       Z8000 directives       258         Z8000 line comment character       257         Z8000 line separator       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 options       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
X       Z8000 line comment character       257         X       Z8000 line separator       257         x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264	Ů,		
X       Z8000 line separator       257         x86 machine directives       139       Z8000 opcode summary       259         x86-64 arch directive       146       Z8000 options       257         x86-64 arch greated op       139       Z8000 registers       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264	WVdI 200		
X       Z8000 opcode summary       259         x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264			
x86 machine directives       139       Z8000 options       257         x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264	$\mathbf{X}$		
x86-64 arch directive       146       Z8000 registers       257         x86-64 att_syntax pseudo op       139       Z8000 support       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264	v86 machine directives 130		
x86-64 att_syntax pseudo op.       139       Z8000 support.       257         x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264		•	
x86-64 conversion instructions       141       zdaoff pseudo-op, V850       268         x86-64 floating point       144       zero register, V850       264		<u> </u>	
x86-64 floating point			