## 1. 练习

# 练习1

此练习的完整解答请参见以下文件夹:

[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab18/Minu

### 练习2

此练习的完整解答请参见以下文件夹:

[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab18/MinMaxMinuMaxu

## 练习3和4

这两个练习的完整解答请参见以下文件夹:

[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab18/FloatingPoint

# 练习5和6

不提供解答。

## 练习7

此练习的完整解答请参见以下文件夹:

[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/Programs\_Solutions/Lab18/NewHwCounter

- a. Verilog代码的更改:
  - i. 文件swerv\_types.sv:



```
typedef enum logic [3:0]
                                         = 4'b0000,
                                NULL
                                         = 4'b0010,
33
34
                                STORE
                                         = 4'b0011,
                                ALU
                                         = 4'b0100,
                                CSRREAD = 4'b0101,
36
37
                                CSRWRITE = 4'b0110,
                                CSRRW
                                         = 4'b0111,
                                EBREAK
                                        = 4'b1000,
                                ECALL
                                         = 4'b1001,
                                FENCE
                                         = 4'b1010,
                                FENCEI
                                        = 4'b1011,
42
43
                                MRET
                                         = 4'b1100,
                                        = 4'b1101,
44
45
46
                                JAL
                                        = 4'b1110,
                               // New HW-Counter
                                IMM = 4'b1111
                                } inst_t;
```

ii. 文件dec\_tlu.ctl.sv:



```
1926
           define MHPME BR ERROR
                                         6'd41
1927
          define MHPME IBUS TRANS
                                         6'd42 // 00P
1928
           define MHPME DBUS TRANS
                                         6'd43 // 00P
1929
           define MHPME DBUS MA TRANS
                                         6'd44
          `define MHPME IBUS ERROR
1930
                                         6'd45 //
          define MHPME DBUS ERROR
1931
                                         6'd46 // 00P
1932
          `define MHPME IBUS STALL
                                         6'd47 //
1933
          `define MHPME DBUS STALL
                                         6'd48 //
          define MHPME INT DISABLED
1934
                                         6'd49 // 00P
1935
          `define MHPME INT STALLED
                                         6'd50 // 00P
1936
1937
           define MHPME INST IMM
                                         6'd51 // 00P
```

```
// Generate the muxed incs for all counters based on event type
for (genvar i=0 ; i < 4; i++) begin
  assign mhpmc inc e4[i][1:0] = \{2\{mgpmc\}\} &
         ({2{(mhpme vec[i][5:0] == `MHPME CLK ACTIVE
                                                         )}} & 2'b01) |
         ({2{(mhpme vec[i][5:0] == `MHPME ICACHE HIT
                                                         )}} & {1'b0, ifu pmu ic hit})
         ({2{(mhpme vec[i][5:0] == `MHPME ICACHE MISS
                                                         )}} & {1'b0, ifu pmu ic miss}) |
         ({2{(mhpme vec[i][5:0] ==}}
                                   `MHPME INST COMMIT
                                                         )}} & {tlu i1 commit cmt, tlu i0 commit cmt & ~illegal e4}) |
         ({2{(mhpme_vec[i][5:0] ==
                                   `MHPME INST COMMIT 16B )}} & {tlu i1 commit cmt & ~exu pmu i1 pc4, tlu i0 commit cmt & ~exu pmu i0 pc4 & ~il
         ({2{(mhpme vec[i][5:0] ==}}
                                                             & {tlu i1 commit cmt & exu pmu i1 pc4, tlu i0 commit cmt & exu pmu i0 pc4 & ~il
                                    MHPME INST COMMIT 32B )}}
         ({2{(mhpme vec[i][5:0] ==}
                                    MHPME INST ALIGNED
                                                         )}} & ifu pmu instr aligned[1:0])
         ({2{(mhpme_vec[i][5:0] == ({2{(mhpme_vec[i][5:0] ==
                                    MHPME INST DECODED
                                                         )}} & dec pmu instr decoded[1:0])
                                    MHPME ALGNR STALL
                                                         )}} & {1'b0,ifu pmu align stall})
         ({2{(mhpme vec[i][5:0] ==}
                                    MHPME DECODE STALL
                                                         )}} & {1'b0,dec pmu decode stall})
         ({2{(mhpme vec[i][5:0] ==}
                                    MHPME INST MUL
                                                         )}} & {(pmu i1 itype qual[3:0] == MUL),
                                                                                                     (pmu i0 itype qual[3:0] == MUL)})
         ({2{(mhpme vec[i][5:0] ==}
                                   MHPME INST DIV
                                                         )}} & {1'b0, dec tlu packet e4.pmu divide & tlu i0 commit cmt})
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST LOAD
                                                         )}} & {(pmu i1 itype qual[3:0] == LOAD),
                                                                                                     (pmu i0 itype qual[3:0] == LOAD)})
                                                         )}} & {(pmu i1 itype qual[3:0] == STORE),
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST STORE
                                                                                                    (pmu i0 itype qual[3:0] == STORE)})
         ({2{(mhpme vec[i][5:0] ==}
                                   `MHPME INST MALOAD
                                                         )}} & {(pmu i1 itype qual[3:0] == LOAD),
                                                                                                     (pmu i0 itype qual[3:0] == LOAD)} &
                                                                  {2{dec tlu packet e4.pmu lsu misaligned}})
         ({2{(mhpme vec[i][5:0] == `MHPME INST MASTORE
                                                          )}} & {(pmu_i1_itype_qual[3:0] == STORE), (pmu_i0_itype_qual[3:0] == STORE)} &
                                                                  {2{dec tlu packet e4.pmu lsu misaligned}})
         ({2{(mhpme vec[i][5:0] == `MHPME INST ALU
                                                         )}} & {(pmu i1 itype qual[3:0] == ALU). (pmu i0 itype qual[3:0] == ALU)})
         // New HW-Counter
         ({2{(mhpme_vec[i][5:0] == `MHPME_INST_IMM
```



# iii. 文件dec\_decode\_ctl.sv:



```
952
953
954
            i0 itype = NULL;
            i1 itype = NULL;
956
958
            if (i0 legal decode d) begin
                if (i0 dp.mul)
                                                  i0 itype = MUL;
               if (i0 dp.load)
                                                 i0 itype = LOAD;
               if (i0 dp.store)
                                                 i0 itype = STORE;
961
               if (i0 dp.pm alu)
                                                  i0 itype = ALU;
962
               // New HW-Counter
               if (i0 dp.imm12 & i0 dp.pm alu) i0 itype = IMM;
964
                                                 i0 itype = CSRREAD;
               if ( csr read & ~csr write)
               if (~csr read &
                                 csr write)
                                                  i0 itype = CSRWRITE;
                                 csr write)
967
                if ( csr read &
                                                  i0 itype = CSRRW;
               if (i0 dp.ebreak)
                                                 i0 itype = EBREAK;
               if (i0 dp.ecall)
                                                 i0 itype = ECALL;
969
                                                  i0 itype = FENCE;
970
               if (i0 dp.fence)
               if (i0 dp.fence i)
                                                 i0 itype = FENCEI;
971
               if (i0 dp.mret)
                                                 i0 itype = MRET;
972
973
               if (i0 dp.condbr)
                                                  i0 itype = CONDBR;
                                                  i0 itype = JAL;
974
               if (i0 dp.jal)
975
976
977
            if (dec il decode d) begin
978
                if (il dp.mul)
                                                 il itype = MUL;
979
               if (i1 dp.load)
                                                 il itype = LOAD;
               if (i1 dp.store)
                                                 i1 itype = STORE;
981
               if (i1 dp.pm alu)
                                                  il itype = ALU;
               // New HW-Counter
982
               if (i1 \overline{\text{dp.imm12 }} i1 \overline{\text{dp.pm}} alu) i1 itype = IMM;
983
984
               if (il dp.condbr)
                                                 i1 itype = CONDBR;
               if (i1 dp.jal)
                                                 i1 itype = JAL;
927
```



### b. **Verilator**仿真:

```
File Edit Selection View Go Run Terminal Help
        ▶ PIO Debug ∨ ∰ 🔊 🕬 startup.S
                                                               ™ Test_Assembly.S X 🐞 PIO Home

∨ VARIABLES

                                  src > *** Test_Assembly.S
                                         .globl Test Assembly


∨ Local

          cyc_beg: 182
                                         .text
         cyc_end: 3000556
         instr_beg: 45
                                         Test Assembly:
          instr_end: 6000117
æ 1
          BrCom_beg: 17
                                         # li t2, 0x400
         BrCom_end: 1000036
         BrMis_beg: 15
li t1, 0x1
                                        li t3, 0x3
      \vee WATCH
                                       li t4, 0x4
9
                                    13 li t5, 0x5
                                    14 li t6, 0x6
                                       li a0, 0x0
                                    16 lui a1, 0xF4
                                        add al, al, 0x240
                                        REPEAT:
                                           add a0, a0, 1
                                            add t3, t3, t1
                                           sub t4, t4, t1
                                            add t5, t5, t1
                                            sub t6, t6, t1
                                           bne a0, a1, REPEAT # Repeat the loop
                                         . end
```



```
of PIO Home
C Test.c
         X Test Assembly.S
src > C Test.c > ...
         uartInit();
         pspEnableAllPerformanceMonitor(1);
         pspPerformanceCounterSet(D PSP COUNTER0, E CYCLES CLOCKS ACTIVE);
         pspPerformanceCounterSet(D PSP COUNTER1, E INSTR COMMITTED ALL);
         pspPerformanceCounterSet(D PSP COUNTER2, E BRANCHES COMMITTED);
         pspPerformanceCounterSet(D PSP COUNTER3, 51);
         cyc beg = pspPerformanceCounterGet(D PSP COUNTER0);
         instr beg = pspPerformanceCounterGet(D PSP COUNTER1);
         BrCom beg = pspPerformanceCounterGet(D PSP COUNTER2);
         BrMis beg = pspPerformanceCounterGet(D PSP COUNTER3);
         Test Assembly();
         cyc end = pspPerformanceCounterGet(D PSP COUNTER0);
         instr end = pspPerformanceCounterGet(D PSP COUNTER1);
         BrCom end = pspPerformanceCounterGet(D PSP COUNTER2);
         BrMis end = pspPerformanceCounterGet(D PSP COUNTER3);
         printfNexys("Cycles = %d", cyc end-cyc beg);
         printfNexys("Instructions = %d", instr end-instr beg);
         printfNexys("BrCom = %d", BrCom end-BrCom beg);
         printfNexys("12-bit Immediate Instructions = %d", BrMis end-BrMis beg);
         while(1);
```





## c. 板上执行:



```
d platformio.ini
                               C Test.c
                                             o PIO Home
                                                            ✓ Test_Assembly.S X
src > ASM Test_Assembly.S
      .text
      Test Assembly:
                                # Disable Dual-Issue Execution
      li t1, 0x1
 11 li t3, 0x3
 12 li t4, 0x4
 13 li t5, 0x5
 14 li t6, 0x6
 15 li a0, 0x0
 16 li a1, 1000
 17 nop
      REPEAT:
         add a0, a0, 1
        sub t4, t4, t1
         add t5, t5, t1
         bne a0, a1, REPEAT # Repeat the loop
      . end
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
> Executing task: platformio device monitor <
--- Available filters and text transformations: colorize, debug, default, direct,
--- More details at https://bit.ly/pio-monitor-filters
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit: Ctrl+C | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
Cycles = 3413
Instructions = 6071
BrCom = 1019
12-bit Immediate Instructions = 2029
```