RVfpga系统修改

在本文档中,我们总结了为完成RVfpga实验6-10中的练习而必须对RVfpga系统进行的更改。 此RVfpga系统扩展版本(位于

[RVfpgaPath]/RVfpga/Labs/RVfpgaLabsSolutions/RVfpga_Solutions/src)包括所有更改。我们在此处描述了完成每项实验练习所需的特定更改。

以下练习需要对RVfpga系统进行更改:

- 实验6-练习3
- 实验6-练习4
- 实验7-练习3
- 实验8-练习2
- 实验9-练习2



实验6-练习3. 扩展RVfpgaNexys以访问五个板上按钮。

rvpfganexys.xdc

rvpfganexys.sv

```
50     inout wire [4:0] i_pb,
267     .io_data2     (i_pb[4:0]),
```

- swervolf_core.v

```
85 inout wire [4:0] io_data2,
```

```
wire [4:0] en_gpio2;
                                          gpio2_irq;
                 wire [4:0]
                                         i_gpio2;
                 wire [4:0] o gpio2;
                 bidirec gpio2 0 (.oe(en_gpio2[0] ), .inp(o_gpio2[0] ), .outp(i_gpio2[0] ), .bidir(io_data2[0] ));
bidirec gpio2 1 (.oe(en_gpio2[1] ), .inp(o_gpio2[1] ), .outp(i_gpio2[1] ), .bidir(io_data2[1] ));
bidirec gpio2 2 (.oe(en_gpio2[2] ), .inp(o_gpio2[2] ), .outp(i_gpio2[2] ), .bidir(io_data2[2] ));
bidirec gpio2 3 (.oe(en_gpio2[3] ), .inp(o_gpio2[3] ), .outp(i_gpio2[3] ), .bidir(io_data2[3] ));
bidirec gpio2 4 (.oe(en_gpio2[4] ), .inp(o_gpio2[4] ), .outp(i_gpio2[4] ), .bidir(io_data2[4] ));
384
                 gpio_top gpio2_module(
    .wb_clk_i (clk),
                           .wb rst i
                                                        (wb_rst),
                                                        (wb_m2s_gpio2_cyc),
({2^b0,wb_m2s_gpio2_adr[5:2],2'b0}),
(wb_m2s_gpio2_dat),
                           .wb cyc i
                           .wb dat i
                           .wb we i
                                                        (wb_m2s_gpio2_we),
                                                        (wb_m2s_gpio2_stb),
                           .wb dat o
                                                        (wb s2m gpio2 dat),
                                                        (wb_s2m_gpio2_ack),
                           .wb ack o
                                                        (wb_s2m_gpio2_err),
(gpio2_irq),
                           .wb_err_o
                           .wb inta o
                                                          (i_gpio2[4:0]),
(o_gpio2[4:0]),
                           .ext_pad_i
                            .ext_pad_o
                            .ext padoe o
                                                          (en gpio2));
```

- wb_intercon.vh



wb intercon.v

```
| We must | We must | We must | We must | String Slaves (11), | MATCH ABDR (132'h00000000, 32'h00001000, 32'h00001000, 32'h00001000, 32'h00001000, 32'h00001000, 32'h00001200, 32'h00001200, 32'h00001200, 32'h00001200, 32'h00001200, 32'h0fffffco, 32'hfffffco, 32'hffffco, 32'hfffffco, 32'hffff
```



实验6 – 练习4. 为五个板上按钮设计另一个控制器。与之前的练习不同的是,在本练习中,您必须在Verilog/SystemVerilog中实现自己的GPIO控制器。

- rvpfganexys.xdc

rvpfganexys.sv

```
50     inout wire [4:0] i_pb,
267     .io_data2     (i_pb[4:0]),
```

swervolf_core.v

swervolf_syscon.v

```
input wire [4:0] i_gpio2,

reg [4:0] i_gpio2_reg;

always @(posedge i_clk) begin
    i_gpio2_reg[4:0] <= i_gpio2[4:0];

end

//0x1B-0x1F
reg [4:0] i_gpio2 reg[4:0];

always @(posedge i_clk) begin
    i_gpio2_reg[4:0];

always @(posedge i_clk) begin
    i_gpio2_reg[4:0];

reg [4:0] i_gpio2_reg;

reg [4:0] i_gpio2_reg[4:0];

reg [4:0] i_gpio2_reg;

reg [4:0] i_gpio
```



实验7 – 练习3. 修改本实验中所述的控制器,以便8位7段显示屏可以显示ON/OFF LED的任意组合。

swervolf_syscon.v

```
Segments_Digit0;
     [6:0]
[6:0]
[6:0]
[6:0]
[6:0]
              Segments_Digit1;
              Segments Digit2;
              Segments Digit3;
              Segments_Digit4;
              Segments_Digit5;
              Segments_Digit6;
              Segments Digit7;
(i_rst),
(Segments_Digit0),
  .Segments Digit0
 .Segments_Digit1
.Segments_Digit2
                      (Segments_Digit1),
(Segments_Digit2),
  .Segments_Digit3
                       (Segments_Digit3),
  .Segments_Digit4
                       (Segments_Digit4),
  .Segments Digit5
                       (Segments Digit5),
  .Segments Digit6
                       (Segments_Digit6),
  .Segments Digit7
                       (Segments_Digit7),
                       (AN),
(Digits_Bits)
  .Digits Bits
```



```
input wire
input wire
                                                                                                                 rst_n,
                                                                                                rst_n,
[6:0] Segments_Digit0,
[6:0] Segments_Digit1,
[6:0] Segments_Digit2,
[6:0] Segments_Digit3,
[6:0] Segments_Digit4,
[6:0] Segments_Digit4,
[6:0] Segments_Digit6,
[6:0] Segments_Digit7,
[7:0] AN,
[6:0] Digits_Bits);
                                                                 input wire
336
337
338
                                                                input wire
input wire
                                                                input wire
input wire
                                                                output wire
342
343
344
345
346
                    wire [(COUNT_MAX-1):0] countSelection;
wire overflow_o_count;
                    counter #(COUNT MAX) counter20(clk, ~rst n, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 16'b0, countSelection, overflow o count);
                    wire [ 7:0] [7:0] enable;
                                   enable[0]
                                                                (8'hfe);
                                  m enable[0] = (8'hfe);

m enable[1] = (8'hfd);

m enable[2] = (8'hfb);

m enable[3] = (8'hf7);

m enable[4] = (8'hef);

m enable[5] = (8'hdf);

m enable[6] = (8'hdf);

m enable[7] = (8'h7f);
                    SevSegMux
364
365
366
367
368
                         .DATA WIDTH(8),
                     Select Enables
                         .IN_DATA(enable),
.OUT_DATA(AN),
                          .SEL(countSelection[(COUNT_MAX-1):(COUNT_MAX-3)])
                    wire [ 7:0] [6:0] digits_concat;
                                   digits_concat[0] = Segments_Digit0;
digits_concat[1] = Segments_Digit1;
digits_concat[2] = Segments_Digit2;
digits_concat[3] = Segments_Digit3;
digits_concat[4] = Segments_Digit4;
digits_concat[5] = Segments_Digit5;
digits_concat[6] = Segments_Digit5;
383
384
                                   digits_concat[6] = Segments_Digit6;
digits_concat[7] = Segments_Digit7;
                    SevSegMux
388
389
390
391
                         .DATA_WIDTH(7),
.N_IN(8)
                    Select Digits
392
393
394
395
396
397
                         .IN DATA(digits concat),
.OUT_DATA(Digits_Bits),
.SEL(countSelection[(COUNT_MAX-1):(COUNT_MAX-3)])
```



实验8 – 练习2. 修改RVfpgaNexys以将定时器的PWM输出信号连接到Nexys A7电路板上的两个三色LED之一。

- rvpfganexys.xdc

```
## RGB LEDs

set_property -dict { PACKAGE_PIN R12 | IOSTANDARD LVCMOS33 } [get_ports { LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b

set_property -dict { PACKAGE_PIN M16 | IOSTANDARD LVCMOS33 } [get_ports { LED16_G }]; #IO_L1P_T1_D14_14 Sch=led16_g

set_property -dict { PACKAGE_PIN N15 | IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L1P_T1_SRCC_14 Sch=led16_r
```

rvpfganexys.sv

```
270 .pwm_pad_o_ptc2 (pwm_pad_o_ptc2),
271 .pwm_pad_o_ptc3 (pwm_pad_o_ptc3),
272 .pwm_pad_o_ptc4 (pwm_pad_o_ptc4),
```

```
282 assign LED16_B = pwm_pad_o_ptc2;
283 assign LED16_R = pwm_pad_o_ptc3;
284 assign LED16_G = pwm_pad_o_ptc4;
```

swervolf_core.v

```
90 output wire pwm_pad_o_ptc2,
91 output wire pwm_pad_o_ptc3,
92 output wire pwm_pad_o_ptc4,
```



```
wire
             ptc2 irq;
ptc_top timer_ptc2(
     .wb clk i
                    (clk),
                     (wb_rst),
                    (wb_m2s_ptc2_cyc),
({2'b0,wb_m2s_ptc2_adr[5:2],2'b0}),
     .wb cyc i
     .wb_adr_i
     .wb dat
                     (wb m2s ptc2 dat),
     .wb sel i
                     (4'b1111),
                     (wb m2s ptc2 we),
     .wb we i
                    (wb_m2s_ptc2_stb),
(wb_s2m_ptc2_dat),
     .wb_stb_i
     .wb dat o
                    (wb s2m ptc2 ack),
     .wb ack o
     .wb_err_o
                     (wb_s2m_ptc2_err),
     .wb inta o
                    (ptc2 irq),
     .gate clk pad i (),
     .capt_pad_i (),
     .pwm pad o (pwm pad o ptc2),
     .oen padoen o ()
             ptc3 irq;
ptc top timer ptc3(
     .wb clk i
                    (clk),
     .wb_rst_i
                    (wb_rst),
                    (wb_m2s_ptc3_cyc),
({2'b0,wb_m2s_ptc3_adr[5:2],2'b0}),
     .wb adr i
     .wb_dat_i
                     (wb_m2s_ptc3_dat),
     .wb sel i
                     (wb_m2s_ptc3_we),
     .wb we i
     .wb stb i
                     (wb m2s ptc3 stb),
     .wb dat o
                    (wb_s2m_ptc3_dat),
                     (wb s2m ptc3 ack),
     .wb ack o
     .wb err o
                    (wb s2m ptc3 err),
     .wb_inta_o
                    (ptc3_irq),
     // External PTC Interface
.gate_clk_pad_i (),
     .capt pad i (),
     .pwm_pad_o (pwm_pad_o_ptc3),
     .oen padoen o ()
             ptc4_irq;
ptc top timer ptc4(
     .wb clk i
                     (clk),
                     (wb rst),
     .wb rst i
     .wb_cyc_i
                     (wb_m2s_ptc4_cyc),
                     ({2'b0,wb m2s ptc4 adr[5:2],2'b0}),
     .wb adr i
                     (wb_m2s_ptc4_dat),
     .wb dat i
     .wb sel i
     .wb_we_i
                     (wb_m2s_ptc4_we),
                     (wb m2s ptc4 stb),
     .wb dat o
                     (wb s2m ptc4 dat),
     .wb_ack_o
                     (wb s2m ptc4 ack),
     .wb err o
                    (wb s2m ptc4 err),
     .wb inta o
                     (ptc4 irq),
     .gate_clk_pad_i (),
     .capt_pad_i (),
.pwm_pad_o (pwm_pad_o_ptc4),
     .oen padoen o ()
```



wb_intercon.vh

wb_intercon.v



```
| March ADMR (13: homosope, 32:homoslee, 32:
```



实验9 – 练习2. 扩展RVfpgaNexys以包含第二个中断源(与IRQ4连接),该中断源来自实验6中用于控制板上按钮的第二个GPIO。

- swervolf_core.v

```
.gpio2_irq (gpio2_irq),
```

swervolf_syscon.v

