verilogA/va_absolute_value.va

```
1
   // VerilogA for wk carrerobardon, t va abs value, veriloga
3
   `include "constants.vams"
4
    `include "disciplines.vams"
   module t va abs value(out val[8:0]);
6
7
8
   output [8:0] out val;
9
   electrical [8:0] out_val;
10
11
   parameter real period = 10.0;
12
   13
14
   parameter real vlogic high = 1.0;
15 parameter real vlogic_low = 0;
16
   parameter real vtrans = 0.6;
   parameter real tdel = 1e-12;
17
   parameter real tfall = 50e-12;
18
19
   parameter real trise = 50e-12;
20
21 genvar k;
22
   genvar l;
23 integer i = 0;
24 integer j = 0;
25 integer h = 0;
26
   integer t;
27
28
   integer out val state [8:0];
29
30
31
   analog begin
32
33
   @(initial step) begin
34
       i = 0;
35
       for(k = 0; k < 9; k = k + 1) begin
36
           out_val_state[i] = initial_value[i];
37
       i = i + 1;
38
       end
   end
39
40
41
   @(timer(0,period)) begin
42
       out_val_state[0] = !out_val_state[0];
43
       for(k = 1; k < 9; k = k + 1) begin
44
45
           for(l = 0; l < k; l = l + 1) begin
46
               if(out val state[j] == 1) begin
47
                   h = 1;
               end
48
49
               j = j + 1;
50
           end
51
           if(h == 0) begin
52
               out val state[i] = !out val state[i];
53
           end
54
           h = 0;
55
           j = 0;
           i = i + 1;
56
```

1 of 2 6/9/24, 16:53

```
57    end
58    end
59
60    generate t (0, 8, 1) V(out_val[t]) <+ transition(out_val_state[t]*vlogic_high, tdel, trise, tfall);
61
62    end
63
64
65    endmodule</pre>
```

2 of 2 6/9/24, 16:53