Report for Experiment #6

Trevor Smith April 27, 2022

Prelab:

Lab 6

First we'll just define each of these variables to avoid losing our minds.

- OPcode input instruction
- RegDst toggles wether to use rt (0) or rd (1) for RegWrite location. for R-type, this is 1 for I-type, it's 0.
- RegWrite 1 if a value will be stored in a register, 0 otherwise. Not sure of any examples where this would be 0 at present moment.
- ALUSrc1 Toggles between input sources ReadData1 and \$0 into the ALU 0 for ReadData1 and 1 for \$0 (obviously).
- ALUSrc2 Toggles between input sources ReadData2 (0) and an immediate (1) to the ALU. Will generally be 1 for immediate instructions.
- ALUOp determines the ALU operation. These are given by the instruction set reference.
- MemWrite 1 if storing memory
- MemToReg 1 if memory is to be stored in the regfile, 0 if the ALU result is to be stored in the reg file.

Alias	OPcode	RegDst	RegWrite	ALUSrc1	ALUSrc2	ALUOp[2:0]	MemWrite	MemToReg
lw	0000	1'b0	1'b1	1'b0	1'b1	3'b000	1'b0	1'b1
sw	0001	1'bx	1'b0	1'b0	1'b1	3'b000	1'b1	1'bx
add	0010	1'b1	1'b1	1'b0	1'b0	3'b000	1'b0	1'b0
addi	0011	1'b0	1'b1	1'b0	1'b1	3'b000	1'b0	1'b0
inv	0100	1'b1	1'b1	1'b1	1'b0	3'b001	1'b0	1'b0
and	0101	1'b1	1'b1	1'b0	1'b0	3'b010	1'b0	1'b0
andi	0110	1'b0	1'b1	1'b0	1'b1	3'b010	1'b0	1'b0
or	0111	1'b1	1'b1	1'b0	1'b0	3'b011	1'b0	1'b0
ori	1000	1'b0	1'b1	1'b0	1'b1	3'b011	1'b0	1'b0
sra	1001	1'b0	1'b1	1'b0	1'bx	3'b100	1'b0	1'b0
sll	1010	1'b0	1'b1	1'b0	1'b1	3'b101	1'b0	1'b0
beq	1011	1'b0	1'b0	1'b0	1'b0	3'b110	1'b0	1'bx
bne	1100	1'b0	1'b0	1'b0	1'b0	3'b111	1'b0	1'bx
clr	1101	1'b0	1'b1	1'b1	1'b0	3'b010	1'b0	1'b0

beq has unclear implementation in the current diagram - e.g. are we using RegWrite=1 to write to a \$ra reg?

```
inv $1, $1
sll $1, $1, 0x03
sw $1, 0xFF($3)
lw $2, 0xFF($3)
ori $2, $2, 0xF0
```

The machine code for the above is:

0100000101000000

10100101000000011

```
000111011111111
0000111011111111
10001010111110000
```

Lab 7

```
addi $0, $2, 0x10
addi $1, $2,
              0x0F
sw \$0, 0(\$4)
sw $1, 0($5)
lw \$0, 0(\$4)
sw $1, 0($5)
add $0, $0, $1
sw \$0, 0(\$11)
lw \$0, 0(\$5)
inv $0, $0
addi $0, $0, 1
sw \$0, 0(\$12)
lw \$0, 0(\$4)
lw \$1, 0(\$12)
add $0, $0, $1
sw \$0, 0(\$13)
```

The generated machine code is: 3810,390f,1000,1500,0000,1500,2100,1c00,0400,4000,3001,1000,0000,0100,2100,1400

Purpose:

In this lab we will make a major step towards creating a CPU, running a program from machine code. This will help deconstruct another layer of mystery around what a CPU really is and how it works.

Results and Analysis:

The instruction decoder is based on asking the question, how does X instruction work, and what flags will I need to set in order to execute the instruction in my CPU? We made a map of each instruction and the set of internal values, seen above in the prelab section, and this was used to make our decoder. The implementation I chose was probably not the most efficient, but it was at least simple and time efficient - use a very large mux, essentially. This allowed me to "read" from the table and complete the assignment.

A test bench was created to verify the instruction decoder worked as expected. This was confirmed, and the output is attached in the appendix. This was further tested on the PYNQ board, using VIO. The biggest hiccups were as usual just making sure the connections were correct, interpreting errors, and dealing with the poor text editor.

The instruction decoder was further tested with a series of instructions, which needed to be converted from human language to assembly to machine code. These were totally run on the PYNQ board, it really happened (will demo next week).

Lab 7 built off the instruction decoder to actually run a progam. This involved implementing the Program Counter, which increments on each clock cycle unless a reset is triggered. A program was written for testing, which was then converted into machine code and loaded into Vivado. This is stepped

through by the PYNQ board, which will use the instruction decoder to decide how to actually complete each instruction in the program. This was simply tested on the board, as anything going wrong would be clearly visible after going through so many compilation and testing steps.

Debugging ended up being the bulk of the work associated with this lab. In the end, a workaround was discovered for whatever underlying issue was causing all the pain - copy each line of code twice. Some lines of code maybe didn't need to be duplicated to function as expected, but all were duplicated and it worked when it hadn't before so there's that.

Conclusion and Recommendations:

Thus, a major milestone was reached in the process of designing a CPU: our alu_regfile_with_data_memory now also has _instr_decoder_pc_counter, allowing it to run programs!

Future work may involve implementing the beq and jmp instructions, as they will involve interfacing with the program counter in new and exciting ways.

Appendices:


Lab 6 toplevel.v

```
module isntr_datapath_16(
                 input wire clk,
        input wire rst_general,
                 output [7:0] led,
                                                  // add—on board led [5:0], + LD0,
                                          // LD3
                 output wire ovf_ctrl
    );
    wire [7:0] alu_input1, alu_input2, alu_input2_instr_src;
    wire [7:0]
               alu_output;
    wire [2:0] ALUOp;
               alu_ovf;
    wire
    wire
               take_branch;
    wire RegWrite; // Write enable
    //wire RegRead;//Read enable
    wire [1:0] regfile_ReadAddress1;
                                          //source register1 address
        [1:0] regfile_ReadAddress2;
                                          //source register2 address
                                          //destination register address
    wire [1:0] regfile_WriteAddress;
    wire [8:0] regfile_WriteData;
                                                  //result data
    wire [8:0] regfile_ReadData1;
                                                  //source register1 data
                                                  //source register2 data
    wire [8:0] regfile_ReadData2;
    wire ALUSrc1, ALUSrc2;
        wire [8:0] alu_result;
                                                  //ZERO constant
    reg [7:0] zero\_register = 0;
    wire MemtoReg;
    wire MemWrite;
    wire [8:0] Data_Mem_Out;
        assign alu_result = {alu_ovf, alu_output};
    // Assign LEDs
    assign led = alu_output;
    assign ovf_ctrl = alu_ovf;
    /* Instantiate the reg-file, MUXes, ALU that you have created here*/
    alu_regfile blast (
        .rst(rst_general),
        . clk (clk),
        .rd0_addr(regfile_ReadAddress1),
        .rd1_addr(regfile_ReadAddress2),
        . wr_addr (regfile_WriteAddress),
        .wr_data(regfile_WriteData),
        . wr_en (RegWrite),
        .instr_i(alu_input2_instr_src),
        . alu_src2 (ALUSrc1),
        . alu_src1 (ALUSrc2),
```

```
. alu_op (ALUOp),
    .result (alu_output),
    .input1(alu_input1),
    .input2(alu_input2),
    .ovf(alu_ovf),
    .take_branch(take_branch),
    .rd0_data(regfile_ReadData1),
    .rd1_data(regfile_ReadData2)
);
assign regfile_WriteData = MemtoReg ? Data_Mem_Out : alu_result;
/* Instantiate the data memory that you have created here*/
data_memory dm (
  .a(alu_output),
                                 // input wire [7:0] a
  .d(regfile_ReadData2), // input wire [8 : 0] d
  .clk(clk),
                        // input wire clk
                        // input wire we
  . we (MemWrite),
  . spo (Data_Mem_Out)
                        // output wire [8 : 0] spo
);
/* Instantiate the VIO that you have created here,
make sure the number of probes and their width are correctly configured */
```

endmodule

Instruction decoder test waveforms



Lab 7 toplevel.v

```
module pdatapath_top(
                input wire clk,
                                                          // General clock input
                input wire top_pb_clk,
                                                 // PBN1 clock input
        input wire rst_general,
                                         // PBN0 clock reset for memory blocks
                                                         // add—on board led [5:0]
                output [7:0] led,
                output wire ovf_ctrl,
                                                 // LD3 for overflow
                                                 // 7-Segment display enable
                output [3:0] disp_en,
                output [6:0] seg7_output
                                                 // 7-segment display output
    );
    // ALU inteface
    wire [7:0] alu_input1, alu_input2;
    wire [7:0] alu_output;
    wire [2:0] ALUOp;
               alu_ovf;
    wire
    wire
               take_branch;
    wire [15:0] instruction;
    //insturction fields
    wire [3:0] opcode;
    wire [1:0] rs_addr;
    wire [1:0] rt_addr;
    wire [1:0] rd_addr;
    wire [7:0] immediate;
    //control signals
    wire RegDst;
    wire RegWrite;
    wire ALUSrc1;
    wire ALUSrc2;
    wire MemWrite;
    wire MemToReg;
    wire [1:0] regfile_WriteAddress;//destination register address
    wire [8:0] regfile_WriteData;//result data
    wire [8:0] regfile_ReadData1;//source register1 data
    wire [8:0] regfile_ReadData2;//source register2 data
    wire [8:0] alu_result;
    wire [8:0] Data_Mem_Out;
    wire [7:0] zero_register;
    // PC and debouce clock
    wire [7:0] pc;
    wire pb_clk_debounced;
                                         //ZERO constant
    assign zero_register = 8'b0;
    assign alu_result = {alu_ovf, alu_output};
    // Assign LEDs
    assign led = alu_output;
    assign ovf_ctrl = alu_ovf;
```

```
// Debounce circuit
debounce_clk(
    . clk_in(clk),
    . rst_in(rst_general),
    . sig_in (top_pb_clk),
    . sig_debounced_out (pb_clk_debounced)
);
// 7-Segment display module
Adaptor_display display (
        . clk (clk),
                                                       // system clock
                                      // 8-bit input [7:0] value to display
        .input_value(alu_output),
        . disp_en (disp_en),
                                              // output [3:0] 7 segment displa
        . seg7_output (seg7_output)
                                      // output [6:0] 7 segment signals
);
//Instantiate Your PC Register here
always@(posedge pb_clk_debounced or posedge rst_general)
begin
    assign pc = rst\_general ? 0 : pc + 1;
end
//Instantiate Your instruction Memory here
instr_mem instruction_memory (
               // input wire [7 : 0] a
  .spo(instruction) // output wire [15 : 0] spo
);
instruction_decoder egiwu(
    .instr(instruction),
    . opcode (opcode),
    . rs_addr (rs_addr),
    . rt_addr(rt_addr),
    . rd_addr(rd_addr),
    .immediate(immediate),
    . RegDst (RegDst),
    . RegWrite (RegWrite),
    . ALUSrc1 (ALUSrc1),
    . ALUSrc2 (ALUSrc2),
    ALUOp(ALUOp),
    . MemWrite (MemWrite),
    . MemToReg (MemToReg)
);
/* Instantiate the reg-file, MUXes, ALU that you have created here*/
alu_regfile blast (
    .rst(rst_general),
    .clk(pb_clk_debounced),
    .rd0_addr(regfile_ReadAddress1),
    .rd1_addr(regfile_ReadAddress2),
    . wr_addr (regfile_WriteAddress),
    .wr_data(regfile_WriteData),
```

```
. wr_en (RegWrite),
    .instr_i(alu_input2_instr_src),
    . alu_src2 (ALUSrc1),
    . alu_src1 (ALUSrc2),
    . alu_op (ALUOp),
    .result(alu_output),
    .input1(alu_input1),
    .input2(alu_input2),
    .ovf(alu_ovf),
    .take_branch(take_branch),
    .rd0_data(regfile_ReadData1),
    .rd1_data(regfile_ReadData2)
);
/* Instantiate the data memory that you have created here*/
data_memory dm (
                                  // input wire [7 : 0] a
  .a(alu_output),
  .d(regfile_ReadData2),
                                // input wire [8 : 0] d
  . clk (clk),
                         // input wire clk
                         // input wire we
  . we (MemWrite),
                         // output wire [8 : 0] spo
  . spo (Data_Mem_Out)
);
/* Instantiate the VIO that you have created here,
make sure the number of probes and their width are correctly configured */
assign regfile_WriteData = MemToReg ? Data_Mem_Out : alu_result;
//Mux for RegDST
assign regfile_WriteAddress = RegDst ? rd_addr : rt_addr;
//Instantiate Your VIO core here
//Didn't get to test a board so not sure if this is correct,
//But it fully compiles when commented out.
//Lab6 one seemed to work though (not posted because redundant).
vio_0 vio(
   .clk(clk),
   .probe_in0(regfile_WriteData),
   .probe_in1(regfile_ReadData1),
   .probe_in2(regfile_ReadData2),
   .probe_in3(alu_input1),
   .probe_in4(alu_input2),
   .probe_in5(take_branch),
   .probe_in6(alu_ovf),
   .probe_in7(opcode),
   .probe_in8(alu_output),
   .probe_in9(Data_Mem_Out),
   .probe_out0(instruction)
);
```

end module

Lab 7 Testing

⁻ե RegDst	[B] 1	Input	hw_vio_1
> 🔓 alu_input2[7:0]	[S] -15	Input	hw_vio_1
> 🖫 alu_output[7:0]	[S] 1	Input	hw_vio_1
> 🖫 regfile_ReadData1[7:0]	[S] 16	Input	hw_vio_1
> 🖫 regfile_ReadData2[7:0]	[S] -15	Input	hw_vio_1
> 🖫 regfile_WriteAddress[1:0]	[H] 2	Input	hw_vio_1
> 1 ALUOp[2:0]	[H] 0	Input	hw_vio_1
Ղ₀ MemWrite	[B] 1	Input	hw_vio_1
> 🗓 Data_Mem_Out[8:0]	[S] 0	Input	hw_vio_1
ጌ MemToReg	[B] 0	Input	hw_vio_1
୍ଲ RegWrite	[B] 1	Input	hw_vio_1
> 🗓 alu_input1[7:0]	[S] 16	Input	hw_vio_1
ጌ alu_ovf	[B] 0	Input	hw_vio_1
> 🐌 immediate[7:0]	[S] -128	Input	hw_vio_1
> instruction[15:0]	[H] 2180	Input	hw_vio_1
> 1 opcode[3:0]	[S] 2	Input	hw_vio_1
> 1 pc[7:0]	[S] 35	Input	hw_vio_1
> 🖫 regfile_WriteData[8:0]	[S] 1	Input	hw_vio_1
> 🗓 rs_addr[1:0]	[H] 0	Input	hw_vio_1
> 1 rt_addr[1:0]	[H] 1	Input	hw_vio_1
> 🗓 rd_addr[1:0]	[H] 2	Input	hw_vio_1
¬ ALUSrc1	[B] 0	Input	hw_vio_1
¬ ALUSrc2	[B] 0	Input	hw_vio_1
ጌ take_branch	[B] 0	Input	hw_vio_1

Figure 1: Here we can see the correct number, 16-15=1, displayed in the alu_out.