

# IRFB3006PbF


**HEXFET® Power MOSFET** 

# **Applications**


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

### **Benefits**

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dl/dt Capability
- Lead-Free
- RoHS Compliant, Halogen-Free



V <sub>DSS</sub>	60V
R <sub>DS(on)</sub> typ.	$2.1 m\Omega$
max.	$\mathbf{2.5m}\Omega$
I <sub>D (Silicon Limited)</sub>	<b>270A</b> ①
I <sub>D (Package Limited)</sub>	195A



G	D	S
Gate	Drain	Source

Base Part Number	Package Type	Standard Pa	ack	Orderable Part Number
base Fait Nullibei	rackage Type	Form	Quantity	Orderable Part Number
IRFB3006PbF	TO-220	Tube	50	IRFB3006PbF

# **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	270①	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	190 ①	^
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)	195	A
I <sub>DM</sub>	Pulsed Drain Current ②	1080	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	10	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ③	320	mJ
I <sub>AR</sub>	Avalanche Current ②	See Fig. 14, 15, 22a, 22b,	Α
EAB	Repetitive Avalanche Energy		mJ

## Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.4	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient ® ®		62	



# Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.07		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA <sup>②</sup>
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		2.1	2.5	mΩ	$V_{GS} = 10V, I_D = 170A$ §
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	٧	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 60V$ , $V_{GS} = 0V$
				250		$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
$R_G$	Internal Gate Resistance		2.0		Ω	

# Dynamic @ $T_J = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	280			S	$V_{DS} = 25V, I_{D} = 170A$
$Q_g$	Total Gate Charge		200	300	nC	I <sub>D</sub> = 170A
$Q_{gs}$	Gate-to-Source Charge		37			$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		60			V <sub>GS</sub> = 10V ③
Q <sub>sync</sub>	Total Gate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		140			$I_D = 170A, V_{DS} = 0V, V_{GS} = 10V$
t <sub>d(on)</sub>	Turn-On Delay Time		16		ns	$V_{DD} = 39V$
t <sub>r</sub>	Rise Time		182			$I_D = 170A$
t <sub>d(off)</sub>	Turn-Off Delay Time		118			$R_G = 2.7\Omega$
t <sub>f</sub>	Fall Time		189			V <sub>GS</sub> = 10V ⑤
C <sub>iss</sub>	Input Capacitance		8970		pF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		1020		Ī	$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		534			f = 1.0  MHz,  See Fig. 5
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		1480			$V_{GS} = 0V$ , $V_{DS} = 0V$ to 48V $\bigcirc$ , See Fig. 11
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)®		1920			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			270①	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current			1080	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$ , $I_S = 170A$ , $V_{GS} = 0V$ $\odot$
t <sub>rr</sub>	Reverse Recovery Time		44		ns	$T_J = 25^{\circ}C$ $V_R = 51V$ ,
			48			$T_J = 125^{\circ}C$ $I_F = 170A$
Q <sub>rr</sub>	Reverse Recovery Charge		63		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\Im$
			77			$T_J = 125$ °C
I <sub>RRM</sub>	Reverse Recovery Current		2.4		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	ntrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

# Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^{\circ}C$ , L = 0.022mH  $R_G = 25\Omega$ ,  $I_{AS} = 170A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value .
- $\textcircled{4} \quad I_{SD} \leq 170 A, \ di/dt \leq 1360 A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C.$
- ⑤ Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- $\ \ \,$  C  $_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as C  $_{oss}$  while V  $_{DS}$  is rising from 0 to 80% V  $_{DSS}.$
- O Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature






Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage





**Fig 7.** Typical Source-Drain Diode Forward Voltage



**Fig 9.** Maximum Drain Current vs. Case Temperature




Fig 11. Typical C<sub>OSS</sub> Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

# Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- t<sub>av =</sub> Average time in avalanche.
- D = Duty cycle in avalanche =  $t_{av} \cdot f$
- $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{av}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform



# TO-220AB Package Outline

Dimensions are shown in millimeters (inches)





- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.-
- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]. LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH
  SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.

- CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIMETERS		INC	INCHES		
	MIN.	MAX.	MIN.	MAX.	NOTES	
A	3,56	4,83	,140	.190		
A1	1,14	1.40	.045	.055		
A2	2.03	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.97	.015	.038	5	
b2	1,14	1.78	.045	.070		
b3	1,14	1.73	.045	.068	5	
С	0,36	0.61	.014	.024		
c1	0,36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	11.68	12.88	.460	.507	7	
E	9.65	10.67	.380	.420	4,7	
E1	6,86	8.89	.270	.350	7	
E2	-	0.76	-	.030	8	
е	2.54 5.08	BSC BSC	.100	BSC BSC		
e1	5.08	BSC	.200	BSC		
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160	3	
ØΡ	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

### LEAD ASSIGNMENTS

# HEXFET


1.- GATE 2.- DRAIN 3.- SOURCE

### IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

1.- ANODE 2.- CATHODE 3.- ANODE

# TO-220AB Part Marking Information



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



# Qualification information+

Qualification level	Industrial				
	(per JEDEC JESD47F <sup>††</sup> guidelines)				
Moisture Sensitivity Level	TO-220 Not applicable				
RoHS compliant	Yes				

<sup>†</sup> Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/

# **Revision History**

Date	Comment			
	Updated data sheet with new IR corporate template.			
4/23/2014	Updated package outline & part marking on page 8.			
	Added bullet point in the Benefits "RoHS Compliant, Halogen -Free" on page 1.			



<sup>††</sup> Applicable version of JEDEC standard at the time of product release.