

HLS DUTh Lab











ΣΑΜΟΛΑΔΑΣ ΤΡΙΑΝΤΑΦΥΛΛΟΣ 57259

HLS DUTh Lab

Code used:


```
#pragma hls_design top
int CCS_BLOCK(graph_color_old)(ac_int<N,false> Adj_G[N],int label[N]){
    for (int i=0;i<N;i++){
        int c = 1;
        for (int j= 0; j<N; j++){
            if( Adj_G[i][5-j] == 1 && label[j] == c){ //if you are connected to this node and has same color
                c += 1;    // pick next color
            }
        }
        label[i] = c;
    }
    CCS_RETURN(label[N]);
}
```

HLS DUTh Lab

Solution 	Latency...	Latency...	Throughput Cycles	Throughput Time	Total Area	Slack
 graph_color_old.v1 (extract)	82	164.00	86	172.00	1291.33	0.10
 graph_color_old.v2 (extract)	118	236.00	122	244.00	763.47	0.52
 graph_color_old.v3 (allocate)						
 graph_color_old.v4 (extract)	72	144.00	72	144.00	798.64	0.62
 graph_color_old.v5 (allocate)	72	144.00	72	144.00	964.43	
 graph_color_old.v6 (allocate)						
 graph_color_old.v7 (allocate)	144	288.00	144	288.00	1876.26	
 graph_color_old.v8 (allocate)						
 graph_color_old.v9 (extract)	71	142.00	72	144.00	1284.10	0.51

- .v1 -> Raw Code
- .v2 -> Adjacency Matrix with Singleport and *label[N]* with Dualport Memory Interface
- **.v4 -> Apply(at .v2) Loop Pipeline with II = 2**
- .v5 -> *label[N]* with Singleport memory

HLS DUTh Lab




HLS DUTh Lab

```
# Chromatic Number: 4
# -----
# Generate random graph
# 0 0 0 0 0 0
# 0 0 0 1 1 0
# 0 0 0 1 0 0
# 0 1 1 0 0 1
# 0 1 0 0 0 0
# 0 0 0 1 0 0
# Chromatic Number: 2
# -----
# Generate random graph
# 0 0 1 0 0 0
# 0 0 0 1 1 1
# 1 0 0 1 1 0
# 0 1 1 0 0 0
# 0 1 1 0 0 0
# 0 1 0 0 0 0
# Chromatic Number: 3
# -----
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
#
# Info: Collecting data completed
#   captured 11 values of Adj_G
#   captured 11 values of label_IN
#   captured 11 values of label
#   captured 0 values of return
# Info: scverify_top/user_tb: Simulation completed
#
# Checking results
# 'label'
#   capture count      = 11
#   comparison count   = 11
#   ignore count       = 0
#   error count        = 0
#   stuck in dut fifo  = 0
#   stuck in golden fifo = 0
# 'return' - warning, output was optimized away
#
# Info: scverify_top/user_tb: Simulation PASSED @ 1594 ns
# ** Note: (vsim-6574) SystemC simulation stopped by user.
# 1
#
```

Simulation Passed : 1594ns

HLS DUTh Lab



HLS DUTh Lab

.v12 Use temp variable to store the line of Adj_G[i]. So one access for each iteration of the outer loop. (We spare accessing the memory at the if-statement)

