

ECE 3561 Advanced Digital Design

Class 11: Counters 2 - Other Sequences Counter Design

Drew Phillips Spring 2024

Counter Design Procedure Summary

- 1) Determine counting sequence.
- 2) Determine number (and type) of FFs.
- 3) Construct truth table with state and next state combinations.
- Determine FF input excitations for each state to next state transition and add to truth table.
- 5) Determine FF input excitation equations using K-map.
- 6) Draw the counter circuit logic diagram using the FFs and the combinational logic from the excitation equations.

Ex 3: Up-Down Modulo-8 Counter


FIGURE 12-18

Transition Graph and Table for Up-Down Counter

© Cengage Learning 2014

U: counting up

D: counting down



	C+B+A+					
CBA	U	D				
000	001	111				
001	010	000				
010	011	001				
011	100	010				
100	101	011				
101	110	100				
110	111	101				
111	000	110				

Observe when counting down:

$$D_A = A^+ = A \oplus 1 = A'$$

$$D_B=B^+=B\ \oplus\ A'$$

$$D_C = C^+ = C \oplus B'A'$$

(A changes state every clock cycle)

(B changes state when A = 0)


(C changes state when B = A = 0)

Ex 3: Up-Down Modulo-8 Counter

FIGURE 12-19

Binary Up-Down Counter

© Cengage Learning 2014



Note that now we only transition states when U or D is set.

$$D_A = A^+ = A \oplus (U + D)$$

 $D_B = B^+ = B \oplus (UA + DA')$
 $D_C = C^+ = C \oplus (UBA + DB'A')$

SP24

Count sequence:


$$0 \rightarrow 4 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 0 \rightarrow \dots$$


FIGURE 12-22


Transition Graph for Counter

Not used:

© Cengage Learning 2014







Q Q	+ T		
0 0	0		
0 1	1	$T = Q^+$	⊕ Q
1 0	1		
1 1	0		

C	В	Α	C+ B+ A+		
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

SP24


SP24

 Could you design the counter if you were given only the timing diagram?

FIGURE 12-25 Timing Diagram for Figure 12-24

© Cengage Learning 2014

The complete timing diagram shows the counting sequence and the FF excitation signals.



THE OHIO STATE UNIVERSITY **COLLEGE OF ENGINEERING**

Counter Design with SR/JK FFs

TABLE 12-7 J-K Flip-Flop Inputs

© Cengage Learning 2014

(b) (a) (c) K Q Q^+ $Q Q^+$ 0 0 0 0 0 0 0 0 0 0 0 Compare Excitation Signals (c)

TABLE 12-5 S-R Flip-Flop Inputs

© Cengage Learning 2014

(a) Q R Q^+ 0 0 0 0 0 0 0 0 inputs not

allowed



 Q^+

S

R

Ex 5/6: Redesign with SR/JK FFs

Counter sequence: $0 \rightarrow 4 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 0 \rightarrow ...$

C	В	A	C+	B +	A^+	$ S_C R_C S_B R_B S_A R_A$
0	0	0	1	0	0	
0	0	1	-	-	_	
0	1	0	0	1	1	
0	1	1	0	0	0	
1	0	0	1	1	1	
1	0	1	-	-	_	
1	1	0	-	_	_	
1	1	1	0	1	0	

C	В	Α	C ⁺	B^+	A^+	J_{C}	K_{C}	J_B	K_B	J_A	K_A
0	0	0	1	0	0						
0	0	1	-	_	-						
0	1	0	0	1	1						
0	1	1	0	0	0						
1	0	0	1	1	1						
1	0	1	_	-	-						
1	1	0		_	-						
1	1	1	0	1	0						

Ex 5/6: Redesign with SR/JK FFs

Ex 5/6: Redesign with SR/JK FFs

Counter Design Procedure Summary

- 1) Determine counting sequence.
- 2) Determine number (and type) of FFs.
- 3) Construct truth table with state and next state combinations.
- Determine FF input excitations for each state to next state transition and add to truth table.
- 5) Determine FF input excitation equations using K-map.
- 6) Draw the counter circuit logic diagram using the FFs and the combinational logic from the excitation equations.