Autumn 2024 – ECE 5020 Homework 5

Due: 10/23/2024

1. **(Cadence)** Create layouts (see <u>web tutorial</u> for layout instructions and carmen for new cadence setup steps) for your inverter, nand and nor. Extract the layout parasitics and simulate the extracted design. Compare pre and post-layout FO4 delays.



