Complete the timing diagram below for the adjacent flip-flop.

For this problem the clock frequency is so low, and hence the clock period is so long, that the delay between the active clock edge and the new flip-flop output is negligible on the time-scale of this diagram.

The thick bar on the left of the timing diagram shows the starting state of the flip-flop.



