ECE2060 Lecture Outline

Reminders to self:

- ☐ Turn on lecture recording to Cloud
- ☐ Turn on Zoom microphone
- Last Lecture
 - Started Analysis of clocked sequential circuits
 - Parity checker design example
 - Analysis by signal tracing and timing charts
 - Definitions of Moore and Mealy machines
 - Moore & Mealy machine analysis examples
- Today's Lecture
 - Continue Analysis of clocked sequential circuits
 - Analysis by Transition Tables & State Graphs



Handouts and Announcements

Announcements

ECE2060

- Homework Problem HW 13-1
 - Posted on Carmen this morning
 - Due 11:25am Wednesday 3/29
- Homework Reminder
 - HW 12-4 Due: 11:59pm Tuesday 3/21
 - HW 12-5 Due: 11:25am Wednesday 3/22
- Read for Wednesday: pages 453, 457-463
- Mini-Exam 3 regrade finished Wednesday of last week



Analysis by Transition Tables & Graphs

Basic Procedure to Find Output Sequence By Transition Tables and Graphs:

- Determine equations for inputs to flip-flops and outputs from circuit
- Derive next-state equations for each flip-flop from its input equations (using flip-flop next-state relations or truth tables
 - $Q^+ = D$
 - D-CE: $Q^+ = D \cdot CE + Q \cdot CE'$
 - T:
 - T: $Q^+ = TQ' + T'Q = T \oplus Q$ S-R: $Q^+ = S + R'Q$ (SR=0)
 - J-K: $Q^{+} = IQ' + K'Q$
- 3. Plot a next-state map for each flip-flop (looks like k-map)
- Combine these maps to form the transition table that gives the next state of the flip-flop as a function of current state and circuit inputs
- Use the transition table to form the state table (names instead of next-states)
- 6. Use the state table to draw the state graph




COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

- 1. Determine equations for inputs to flip-flops and outputs from circuit
- $D_A = X \oplus B'$
- $D_R = X + A$
- $Z = A \oplus B$
- These are same as when worked before
- Except before we plugged in values of all variables for the initial state right away
- And then repeated as we stepped through each state





The Ohio State University

COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs


- $D_A = X \oplus B'$
- $D_R = X + A$
- $Z = A \oplus B$
- 2. Derive next-state equations for each flip-flop from its input equations (using flip-flop next-state relations)

$$Q^+ = D$$





$$\bullet \quad B^+ = X + A$$







COLLEGE OF ENGINEERING


ECE2060

Analysis by Transition Tables & Graphs

- $A^+ = X \oplus B'$
- $B^+ = X + A$
- $Z = A \oplus B$
- 3. Plot a next-state map for each flip-flop









COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

- $Z = A \oplus B$
- 4. Combine these maps to form the transition table that gives the next state of the flip-flop as a function of current state and circuit inputs

	A^+	B^+	
AB	X = 0	X = 1	$Z = A \oplus B$
00	10	01	0
01	00	11	1
11	01	1.1	0
10	11	01	1

4+	11190	
A^{\top}_{AB}	0	1
00	1	0
01	0	1
11	0	1
10	1	0

B^+_{AB}	0	1
00	0	1
01	0	1
11	1	1
10	1	1



COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

Repeat Moore example using these techniques:

• $Z = A \oplus B$

4. Combine these maps to form the transition table that gives the next state of the flip-flop as a function of current state and circuit inputs

	A^+	B^+	
AB	X = 0	X = 1	$Z = A \oplus B$
00	10	01	0
01	00	11	1
11	01	11	0
10	11	01	1

State Name definitions for this example

$$S_{0}(AB=00)$$
 $S_{1}(AB=01)$
 $S_{2}(AB=11)$ $S_{3}(AB=10)$


Symbols assigned to each state

P	rese	nt	Nex	t State	Present Output
	State	e	X = 0	X = 1	$Z = A \oplus B$
	S_0		S ₃	۲,	0
	S_1		S	Sz	1
	S_2		5,	Sz	0
	S_3		52	S 1	1



Analysis by Transition Tables & Graphs

Repeat Moore example using these techniques:



If in S_0 and X = 0, go to S_3 at next active clock edge

If in S_0 and X = 1, go to S_1 at next active clock edge

If in S_1 and X = 1, go to S_2 at next active clock edge

If in S_2 and X = 0, go to S_1 at next active clock edge ... etc.

Present	Nex	t State	Present Output	
State	X = 0	X = 1	$Z = A \oplus B$	
S_0	S_3	\mathcal{S}_1	0	
S_1	S_0	S_2	1	
S_2	S_1	S_2	0	
S_3	S_2	S_1	1	

Moore Machine Design Example


Traffic Signal – Left Turn Arrow (Moore Machine)

- Two outputs:
 - Green Arrow
 - Yellow Arrow
 - No Arrow

- 2 Flip Flops: Will use D
- Two control inputs:
 - A = Time for the arrow to be on
 - B =There is a car waiting to make a left turn

Heads Up: I labeled all outputs GY = xy. If only labeled with values, provide a key

Heads Up: I labeled all transitions AB = xy. If only labeled with values, provide a key



Heads Up: If *X* is a variable in a system, use some other symbol for "Don't Care"! 10



Moore Machine Design Example


Traffic Signal – Left Turn Arrow (Moore Machine)

A = time for turn arrow to be on

B = car is waiting to make turn

Note:

- For complex systems one might need state graph → state table → transition table
- This problem is simple enough to skip directly to transition table



Present		Next G^+Y^+			
GY	AB = 00	AB = 01	AB = 11	AB = 10	GY
00	00	00	10	00	00
01	00	00	00	00	01
11	XX	XX	XX	XX	11
10	01	01	10	10	10




COLLEGE OF ENGINEERING


ECE2060

Moore Machine Design Example

Traffic Signal – Left Turn Arrow (Moore Machine)

Present		Output			
GY	AB = 00	AB = 01	AB = 11	AB = 10	GY
00	00	00	10	00	00
01	00	00	00	00	01
11	XX	XX	XX	XX	11
10	01	01	10	10	10






Moore Machine Design Example

Traffic Signal – Left Turn Arrow (Moore Machine)

$$G^+ = GA + ABY'$$

$$Y^+ = GA'$$




COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

- 1. Determine equations for inputs to flip-flops & outputs from circuit
- $J_A = XB$
- $K_A = X$
- $J_B = X$
- $K_R = XA$
- Z = XB' + XA + X'A'B
- These are same as when worked last lecture, except last lecture we plugged in values of all variables for the initial state right away and then repeated as we stepped through each state



The Ohio State University

COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

•
$$I_A = XB$$

•
$$K_A = X$$


•
$$J_B = X$$


•
$$K_B = XA$$

2. Derive

next-state equations for each flip-flop

(using flip-flop next-state relations)





$$Z = XB' + XA + X'A'B$$

J-K:
$$Q^+ = JQ' + K'Q$$

•
$$A^{+} = XBA' + X'A$$

•
$$B^+ = XB' + (XA)'B = XB' + X'B + A'B$$



COLLEGE OF ENGINEERING

ECE2060


Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

3. Plot a next-state map for each flip-flop

Z = XB' + XA + X'A'B

- $A^+ = XBA' + X'A$
- $B^+ = XB' + (XA)'B = XB' + X'B + A'B$






COLLEGE OF ENGINEERING

ECE2060

Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

4. Combine these maps to form the transition table that gives the next state of the flip-flop as a function of current state and circuit inputs



AB	X = 0	1	X = 0	1	Present State	Next State X = 0 1	Present Output $X = 0$ 1
00	00	01	0	1	S ₀	S ₀ S ₁	0 1
01	01	11	1	0	\ S ₁	S ₁ S ₂	1 0
11	11	00	0	1	S ₂	S_2 S_0	0 1
10	10	01	0	1	S ₃	S ₃ S ₁	0 1 17



COLLEGE OF ENGINEERING


ECE2060

Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

	A^+B^-	+	Z	
AB	X = 0	1	X = 0	1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

		Present
Present	Next State	Output
State	X = 0 1	X = 0 1
So	S ₀ S ₁	0 1
51	S_1 S_2	1 0
S ₂	S_2 S_0	0 1
S ₃	S ₃ S ₁	0 1





COLLEGE OF ENGINEERING


ECE2060

Analysis by Transition Tables & Graphs

Repeat Mealy example (last lecture) using these techniques:

	A^+B^-	+	Z	
AB	X = 0	1	X = 0	1
00	00	01	0	1
01	01	11	1	0
11	11	00	0	1
10	10	01	0	1

		Present
Present	Next State	Output
State	X = 0 1	X = 0 1
So	S ₀ S ₁	0 1
51	S_1 S_2	1 0
S2	S_2 S_0	0 1
S ₃	S ₃ S ₁	0 1





But look at S_3 out here without any transitions pointing into it

State Graphs

ECE2060

Comparison of Moore vs Mealy State Graphs





- This labeling assumes that output is only on active clock edge
- Recall that doing so eliminates errors due to
- Thus no provision for extra input changes that produce false outputs included on state graphs