



Lecture Outline

Reminders to self:

- ☐ Turn on lecture recording to Cloud
- ☐ Turn on Zoom microphone

- Last Lecture

- Reviewed HW 11-1 (SR Latch timing diagram)
- Continued Counters
 - Other count sequences (3-bit binary, BCD, 3-bit Gray-Code)
 - Counter design with other types of flip-flops (D first)

- Today's Lecture

- Continue Counters
 - Finish 3-bit Gray-Code counter from last lecture
 - Up and Down counter
 - Counter design with other types of flip-flops (SR and JK today)



Handouts and Announcements

- Announcements
 - Homework Problem 12-4
 - Posted on Carmen Sunday evening
 - Due: 11:59pm Tuesday 3/21
 - Homework Reminder
 - HW 12-1 Due: 11:25am Wednesday 3/8
 - HWs 12-2 & 12-3 Due: 11:59pm Thursday 3/9
 - Read for Wednesday: pages 412, 418-424
 - Mini-Exam 3 regrade continuing
 - A-some C regraded
 - Some S-Z regraded



Handouts and Announcements

- Announcements

- Mini-Exam 4 Reminder

- Available 5pm Monday 3/6 through 5:00pm Tuesday 3/7
- Due in Carmen PROMPTLY at 5:00pm on 3/7
- Designed to be completed in ~36 min, but you may use more
- When planning your schedule:
 - I recommend building in 10-15 min extra
 - To allow for downloading exam, signing and dating honor pledge, saving solution as pdf, and uploading to Carmen
- I also recommend not procrastinating

- Exam review topics available on Carmen

- Sample Mini-Exams 5 and 6 from Au20 also available




Counters

$$T_C = C'BA' + CB'A' = A'(BC' + B'C) = A'(B \oplus C)$$

$$T_B = C'B'A + CBA = A(BC + B'C') = A(\overline{B \oplus C})$$

Where we left off last lecture

$$T_A = C'B'A' + C'BA + CB'A + CBA' = A(B \oplus C) + A'(\overline{B \oplus C}) = \overline{A \oplus B \oplus C} \quad \text{3-input XNOR}$$





Counters

3-bit Binary Up-Down counter using D flip-flops

Bi-directional Transition Graph




Table of Present and Next States for both directions

CBA	$C^+B^+A^+$	
	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110

Control Bits U and D

- $U = D = 0 \Rightarrow$ no count
- $U = 1; D = 0 \Rightarrow$ count up
- $U = 0; D = 1 \Rightarrow$ count down
- $U = D = 1 \Rightarrow$ not allowed



Counters

3-bit Binary Up-Down counter using D flip-flops

CBA	$C^+ B^+ A^+$	
	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110

Next state of A is A' either Up or Down

$$D_A = A^+ = A \oplus (U + D)$$

$$D_B = B^+ = B \oplus (UA + DA')$$

$$D_C = C^+ = C \oplus (UAB + DA'B')$$

When $U = 1, D = 0$ these equations reduce to the same expressions on slides 6 & 7 of last lecture

When $U = 0, D = 1$ these equations reduce to

$$D_A = A^+ = A \oplus 1 = A' \quad (A \text{ always changes})$$

$$D_B = B^+ = B \oplus A' \quad (B \text{ changes when } A=0)$$

$$D_C = C^+ = C \oplus A'B' \quad (C \text{ changes when } A=B=0)$$



ECE2060


Counters

3-bit Binary Up-Down counter using D flip-flops

$$D_A = A^+ = A \oplus (U + D)$$

$$D_B = B^+ = B \oplus (UA + DA')$$

$$D_C = C^+ = C \oplus (UAB + DA'B')$$





ECE2060

Counters

4-bit Excess-3 counter using T flip-flops *(next states in table 1-2 in textbook)*

D	C	B	A	D ⁺	C ⁺	B ⁺	A ⁺	T _D	T _C	T _B	T _A
0	0	0	0	-	-	-	-	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X
0	0	1	1	0	1	0	0		1	1	1
0	1	0	0	0	1	0	1				1
0	1	0	1	0	1	1	0			1	1
0	1	1	0	0	1	1	1				1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1				1
1	0	0	1	1	0	1	0			1	1
1	0	1	0	1	0	1	1				1
1	0	1	1	1	1	0	0		1	1	1
1	1	0	0	0	0	1	1	1	1	1	1
1	1	0	1	-	-	-	-	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X

DC BA	00	01	11	10
00	x	1	1	1
01	x	1	x	1
11	1	1	x	1
10	x	1	x	1

$T_A = 1$

DC BA	00	01	11	10
00	x		1	
01	x	1	x	1
11	1	1	x	1
10	x		x	

$T_B = A + CD$

Decimal Digit	Excess-3 Code
0	0011
1	0100
2	0101
3	0110
4	0111
5	1000
6	1001
7	1010
8	1011
9	1100

2 gates
4 inputs



ECE2060

Counters

4-bit Excess-3 counter using T flip-flops

D	C	B	A	D ⁺	C ⁺	B ⁺	A ⁺	T _D	T _C	T _B	T _A
0	0	0	0	-	-	-	-	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X
0	0	1	1	0	1	0	0		1	1	1
0	1	0	0	0	1	0	1				1
0	1	0	1	0	1	1	0			1	1
0	1	1	0	0	1	1	1				1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1				1
1	0	0	1	1	0	1	0			1	1
1	0	1	0	1	0	1	1				1
1	0	1	1	1	1	0	0		1	1	1
1	1	0	0	0	0	1	1	1	1	1	1
1	1	0	1	-	-	-	-	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X

DC \ BA	00	01	11	10
00	x		1	
01	x		x	
11	1	1	x	1
10	x		x	

$$T_C = AB + CD$$

reuse from T_B

DC \ BA	00	01	11	10
00	x		1	
01	x		x	
11		1	x	
10	x		x	

$$T_D = ABC + CD$$

reuse



Counter design using S-R flip-flops

- When using T or D flip-flops: single input to design
- For S-R (and J-K): two inputs to design
 - Previously we used S , R , and current Q to predict next state Q^+
 - Flip it around: use current Q and desired Q^+ to design needed S and R
 - First look at changing state
 - Then look at holding same state

Circuit Analysis TT

S	R	Q	Q^+		Q	Q^+	S	R
0	0	0	0	Present $Q = 0$ / desired $Q^+ = 0$:	0	0	0	0
0	0	1	1	But R could be or value	0	0	0	1
0	1	0	0	Present $Q = 0$ / desired $Q^+ = 1$: <i>set</i> operation	0	1	1	0
0	1	1	0	Present $Q = 1$ / desired $Q^+ = 0$: <i>reset</i> operation	1	0	0	1
1	0	0	1	Present $Q = 1$ / desired $Q^+ = 1$:	1	1	0	0
1	0	1	1	But S could be or value	1	1	1	0
1	1	0	—	inputs not allowed				
1	1	1	—					



Counter design using S-R flip-flops

- When using T or D flip-flops: single input to design
- For S-R (and J-K): two inputs to design
 - Previously we used S , R , and current Q to predict next state Q^+
 - Flip it around: use current Q and desired Q^+ to design needed S and R
 - First look at changing state
 - Then look at holding same state

Q	Q^+	S	R		Q	Q^+	S	R
0	0	$\begin{cases} 0 & 0 \\ 0 & 1 \end{cases}$		$S \text{ must} = 0; \text{ don't care which value } R \text{ has}$	0	0	0	X
0	1	1	0	same	0	1	1	0
1	0	0	1		1	0	0	1
1	1	$\begin{cases} 0 & 0 \\ 1 & 0 \end{cases}$		$R \text{ must} = 0; \text{ don't care which value } S \text{ has}$	1	1	X	0



ECE2060

Counters

4-bit Excess-3 counter using SR flip-flops

Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

D	C	B	A	D^+	C^+	B^+	A^+	S_D	R_D	S_C	R_C	S_B	R_B	S_A	R_A
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0								
0	1	0	0	0	1	0	1								
0	1	0	1	0	1	1	0								
0	1	1	0	0	1	1	1								
0	1	1	1	1	0	0	0								
1	0	0	0	1	0	0	1								
1	0	0	1	1	0	1	0								
1	0	1	0	1	0	1	1								
1	0	1	1	1	1	0	0								
1	1	0	0	0	0	1	1								
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X



ECE2060

Counters

4-bit Excess-3 counter using SR flip-flops

Q	Q^+	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

D	C	B	A	D^+	C^+	B^+	A^+	S_D	R_D	S_C	R_C	S_B	R_B	S_A	R_A
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	0	X						
0	1	1	0	0	1	1	1	0	X						
0	1	1	1	1	0	0	0	1	0						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	X	0						
1	0	1	0	1	0	1	1	X	0						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	0	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X



ECE2060

Counters

4-bit Excess-3 counter using SR flip-flops

<i>D</i>	<i>C</i>	<i>B</i>	<i>A</i>	<i>D</i> ⁺	<i>C</i> ⁺	<i>B</i> ⁺	<i>A</i> ⁺	<i>S_D</i>	<i>R_D</i>	<i>S_C</i>	<i>R_C</i>	<i>S_B</i>	<i>R_B</i>	<i>S_A</i>	<i>R_A</i>
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0				
0	1	0	0	0	1	0	1	0	X	X	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	0	0	1				
1	0	0	0	1	0	0	1	X	0	0	X				
1	0	0	1	1	0	1	0	X	0	0	X				
1	0	1	0	1	0	1	1	X	0	0	X				
1	0	1	1	1	1	0	0	X	0	1	0				
1	1	0	0	0	0	1	1	0	1	0	1				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

<i>DC</i> <i>BA</i>	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

<i>DC</i> <i>BA</i>	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

<i>Q</i>	<i>Q</i> ⁺	<i>S</i>	<i>R</i>
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



ECE2060

Counters

4-bit Excess-3 counter using SR flip-flops

<i>D</i>	<i>C</i>	<i>B</i>	<i>A</i>	<i>D</i> ⁺	<i>C</i> ⁺	<i>B</i> ⁺	<i>A</i> ⁺	<i>S_D</i>	<i>R_D</i>	<i>S_C</i>	<i>R_C</i>	<i>S_B</i>	<i>R_B</i>	<i>S_A</i>	<i>R_A</i>
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0	0	1		
0	1	0	0	0	1	0	1	0	X	X	0	0	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	0		
0	1	1	0	0	1	1	1	0	X	X	0	X	0		
0	1	1	1	1	0	0	0	1	0	0	1	0	1		
1	0	0	0	1	0	0	1	X	0	0	X	0	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	0		
1	0	1	0	1	0	1	1	X	0	0	X	X	0		
1	0	1	1	1	1	0	0	X	0	1	0	0	1		
1	1	0	0	0	0	1	1	0	1	0	1	1	0		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

<i>DC</i> <i>BA</i>	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

<i>DC</i> <i>BA</i>	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

<i>Q</i>	<i>Q</i> ⁺	<i>S</i>	<i>R</i>
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0



Counters

Counter design using J-K flip-flops

- Very similar to S-R
- Except now $J = K = 1$ is allowed, for the toggle operation

J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Q	Q^+	J	K
0	0	{	0 0
			0 1
0	1	{	1 0
			1 1
1	0	{	0 1
			1 1
1	1	{	0 0
			1 0

Q	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Toggle for $J = K = 1$
allows change of these
from 0 to



ECE2060

Counters

4-bit Excess-3 counter using JK flip-flops

<i>D</i>	<i>C</i>	<i>B</i>	<i>A</i>	<i>D</i> ⁺	<i>C</i> ⁺	<i>B</i> ⁺	<i>A</i> ⁺	<i>J_D</i>	<i>K_D</i>	<i>J_C</i>	<i>K_C</i>	<i>J_B</i>	<i>K_B</i>	<i>J_A</i>	<i>K_A</i>
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0								
0	1	0	0	0	1	0	1								
0	1	0	1	0	1	1	0								
0	1	1	0	0	1	1	1								
0	1	1	1	1	0	0	0								
1	0	0	0	1	0	0	1								
1	0	0	1	1	0	1	0								
1	0	1	0	1	0	1	1								
1	0	1	1	1	1	0	0								
1	1	0	0	0	0	1	1								
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

<i>DC</i> <i>BA</i>	00	01	11	10
00	×			
01	×		×	
11			×	
10	×		×	

<i>DC</i> <i>BA</i>	00	01	11	10
00	×			
01	×		×	
11			×	
10	×		×	

<i>Q</i>	<i>Q</i> ⁺	<i>J</i>	<i>K</i>
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



ECE2060

Counters

4-bit Excess-3 counter using JK flip-flops

Q	Q^+	$J \quad K$	
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

DC BA		00	01	11	10
00		x			
01		x		x	
11				x	
10		x		x	

DC BA		00	01	11	10
00		x			
01		x		x	
11				x	
10		x		x	

D	C	B	A	D^+	C^+	B^+	A^+	J_D	K_D	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	0	X						
0	1	1	0	0	1	1	1	0	X						
0	1	1	1	1	0	0	0	1	X						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	X	0						
1	0	1	0	1	0	1	1	X	0						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	X	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X



ECE2060

Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	D ⁺	C ⁺	B ⁺	A ⁺	J _D	K _D	J _C	K _C	J _B	K _B	J _A	K _A
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X				
0	1	0	0	0	1	0	1	0	X	X	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	X	X	1				
1	0	0	0	1	0	0	1	X	0	0	X				
1	0	0	1	1	0	1	0	X	0	0	X				
1	0	1	0	1	0	1	1	X	0	0	X				
1	0	1	1	1	1	0	0	X	0	1	X				
1	1	0	0	0	0	1	1	X	1	X	0				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

DC BA	00	01	11	10
00	x			
01	x		x	
11			x	
10	x		x	



ECE2060

Counters

4-bit Excess-3 counter using JK flip-flops

Q	Q^+	$J \quad K$	
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

DC BA		00	01	11	10
00		x			
01		x		x	
11				x	
10		x		x	

DC BA		00	01	11	10
00		x			
01		x		x	
11				x	
10		x		x	

D	C	B	A	D^+	C^+	B^+	A^+	J_D	K_D	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1		
0	1	0	0	0	1	0	1	0	X	X	0	0	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	X		
0	1	1	0	0	1	1	1	0	X	X	0	X	0		
0	1	1	1	1	0	0	0	1	X	X	1	X	1		
1	0	0	0	1	0	0	1	X	0	0	X	0	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	X		
1	0	1	0	1	0	1	1	X	0	0	X	X	0		
1	0	1	1	1	1	0	0	X	0	1	X	X	1		
1	1	0	0	0	0	1	1	X	1	X	0	1	X		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X



4-bit Excess-3 counter using J-K flip-flops vs T or SR

- Using T flip-flops:
- Using S-R flip-flops:
- Using J-K flip-flops:

J-K is not always minimal

Different types of flip-flops will yield minimal designs for different count sequences

Watch for things like this in Homework 12-4

Counters

4-bit Excess-3 counter using J-K flip-flops

$$J_D = ABC$$

$$K_D = C$$

$$J_C = AB$$

$$K_C = AB + D$$

$$J_B = A + CD$$

$$K_B = A$$

$$J_A = 1$$

$$K_A = 1$$

