## Lecture Outline

### Reminders to self:

- ☐ Turn on lecture recording to Cloud
- ☐ Turn on Zoom microphone
- Last Lecture
  - Reviewed HW 11-1 (SR Latch timing diagram)
  - Continued Counters
    - Other count sequences (3-bit binary, BCD, 3-bit Gray-Code)
    - Counter design with other types of flip-flops (D first)
- Today's Lecture
  - Continue Counters
    - Finish 3-bit Gray-Code counter from last lecture
    - Up and Down counter
    - Counter design with other types of flip-flops (SR and JK today)



# Handouts and Announcements

### Announcements

ECE2060

- Homework Problem 12-4
  - Posted on Carmen Sunday evening
  - Due: 11:59pm Tuesday 3/21
- Homework Reminder
  - HW 12-1 Due: 11:25am Wednesday 3/8
  - HWs 12-2 & 12-3 Due: 11:59pm Thursday 3/9
- Read for Wednesday: pages 412, 418-424
- Mini-Exam 3 regrade continuing
  - A-some C regraded
  - Some S-Z regraded



# Handouts and Announcements

### Announcements

ECE2060

- Mini-Exam 4 Reminder
  - Available 5pm Monday 3/6 through 5:00pm Tuesday 3/7
  - Due in Carmen PROMPTLY at 5:00pm on 3/7
  - Designed to be completed in ~36 min, but you may use more
  - When planning your schedule:
    - I recommend building in 10-15 min extra
    - To allow for downloading exam, signing and dating honor pledge, saving solution as pdf, and uploading to Carmen
  - I also recommend not procrastinating
- Exam review topics available on Carmen
- Sample Mini-Exams 5 and 6 from Au20 also available


### Counters

$$T_C = C'BA' + CB'A' = A'(BC' + B'C) = A'(B \oplus C)$$

$$T_B = C'B'A + CBA = A(BC + B'C') = A(\overline{B \oplus C})$$

Where we left off last lecture

$$T_A = C'B'A' + C'BA + CB'A + CBA' = A(B \oplus C) + A'(\overline{B \oplus C}) = \overline{A \oplus B \oplus C}$$
 3-input XNOR



### Counters

## 3-bit Binary Up-Down counter using D flip-flops

#### **Bi-directional Transition Graph**




Table of Present and Next States for both directions

	C+B	2+A+
CBA	U	D
000	001	111
001	010	000
010	011	001
011	100	010
100	101	011
101	110	100
110	111	101
111	000	110

Control Bits U and D

• 
$$U = D = 0 \Rightarrow \text{no count}$$

• 
$$U=1; D=0 \Rightarrow cont up$$

• 
$$U=0; D=1 \Rightarrow count down$$

• 
$$U = D = 1 \Rightarrow \underline{\text{not allowed}}$$

### Counters

# 3-bit Binary Up-Down counter using D flip-flops

	C <sup>+</sup> E	3+A+	Next state of A is A' either Up or Down
CBA	U	D	$D_A = A^+ = A \oplus (U + D)$ $D_B = B^+ = B \oplus (UA + DA')$
000	001	111	
001	010	000	$D_C = C^+ = C \oplus (UAB + DA'B')$
010	011	001	When $U = 1$ , $D = 0$ these equations reduce to the
011	100	010	same expressions on slides $6 & 7$ of last lecture
100	101	011	same expressions on sinces of a 7 74 [45] legione
101	110	100	When $U = 0$ , $D = 1$ these equations reduce to
110	111	101	•
111	000	110	$D_A = A^+ = A \oplus 1 = A'$ (A always changes)
			$D_B = B^+ = B \oplus A'$ (B changes when $A = 0$ )
			$D_C = C^+ = C \oplus A'B'$ (C changes when $A = B = D$ )

**COLLEGE OF ENGINEERING** 

#### ECE2060


### Counters

3-bit Binary Up-Down counter using D flip-flops

$$D_A = A^+ = A \oplus (U + D)$$

$$D_B = B^+ = B \oplus (UA + DA')$$

$$D_C = C^+ = C \oplus (UAB + DA'B')$$





**COLLEGE OF ENGINEERING** 

#### ECE2060

### Counters

4-bit Excess-3 counter using T flip-flops (next states in table 1-2 in textbook)

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$T_D$	$T_{C}$	$T_B$	$T_A$
0	0	0	0	-	-	-	-	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X
0	0	1	1	0	1	0	0		1	1	1
0	1	0	0	0	1	0	1				1
0	1	0	1	0	1	1	0			1	1
0	1	1	0	0	1	1	1				1
0	1	1	1	1	0	0	0	1	1	-1	1
1	0	0	0	1	0	0	1				1
1	0	0	1	1	0	1	0			-1	1
1	0	1	0	1	0	1	1				1
1	0	1	1	1	1	0	0		l	-1	1
1	1	0	0	0	0	1	1	1	-1	1	1
1	1	0	1	-	-	-	-	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X

DC BA 00 01 11 10	Decimal Digit	Excess-3 Code
00 x       1	0	0011
01 x x	1	0100
11 x 1	2	0101
1 1 7 1	3	0110
10 x   x	4	0111
	5	1000
$T_A = 1$	6	1001
	7	1010
DC $BA$ 00 01 11 10	8	1011
00 ×	9	1100
01 X   X   1 1	2 gates 4 inputs	
10 x x	4 inputs	
TB = A+CD		8




**COLLEGE OF ENGINEERING** 


ECE2060

## Counters

# 4-bit Excess-3 counter using T flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$T_D$	$T_{\mathcal{C}}$	$T_B$	$T_A$
0	0	0	0	-	-	-	-	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X
0	0	1	1	0	1	0	0		1	1	1
0	1	0	0	0	1	0	1				1
0	1	0	1	0	1	1	0			1	1
0	1	1	0	0	1	1	1				1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1				1
1	0	0	1	1	0	1	0			1	1
1	0	1	0	1	0	1	1				1
1	0	1	1	1	1	0	0		1	1	1
1	1	0	0	0	0	1	1	1	1	1	1
1	1	0	1	-	-	-	-	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X





# Counter design using S-R flip-flops

- When using T or D flip-flops: single input to design
- For S-R (and J-K): two inputs to design
  - Previously we used S, R, and current Q to predict next state  $Q^+$
  - Flip it around: use current Q and desired  $Q^+$  to design needed S and R
  - First look at changing state
  - Then look at holding same state

Circ	wit a	47245	15   1					
S	R	Q	Q <sup>+</sup>		Q	$Q^+$	S	R
0	0	0	0	Present $Q = 0$ / desired $Q^+ = 0$ :	_	_	(0	0
0	0	1	1	But R could be or value	U	0	ĺίο	1
0	1	0	0	Present $Q = 0$ / desired $Q^+ = 1$ : $\aleph$ operation	0	1	1	0
0	1	1	0	Present $Q = 1$ / desired $Q^+ = 0$ : reset operation	1	0	0	1
1	0	0	1	Present $Q = 1$ / desired $Q^+ = 1$ :	_		(0	0
1	0	1	1	But S could be or value	1	1	<u> </u>	0
1	1	0	-}	inputs not				40
1	1	1	<u>-</u> (	allowed				10

Counters

ECE2060 Counters

# Counter design using S-R flip-flops

- When using T or D flip-flops: single input to design
- For S-R (and J-K): two inputs to design
  - Previously we used S, R, and current Q to predict next state  $Q^+$
  - Flip it around: use current Q and desired  $Q^+$  to design needed S and R
  - First look at changing state
  - Then look at holding same state

Q	$Q^+$	S	R				ı	
	0	ſ0	0	S must = 0; $dsh$ which value R has	Q	$Q^+$	S	R
U	U	ĺΟ	1	S must = 0; $\partial \mathcal{N} \cap \mathcal{C}$ which value R has	0	0	0	X
0	1	1	0	same	0	1	1	0
1	0	0	1	Buille	1	0	0	1
1	1	∫0	0	R must = 0; $dort_{can}$ which value S has	1	1	X	0
L	'	1	0	R must = 0, which value 3 has				



# Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0								
0	1	0	0	0	1	0	1								
0	1	0	1	0	1	1	0								
0	1	1	0	0	1	1	1								
0	1	1	1	1	0	0	0								
1	0	0	0	1	0	0	1								
1	0	0	1	1	0	1	0								
1	0	1	0	1	0	1	1								
1	0	1	1	1	1	0	0								
1	1	0	0	0	0	1	1								
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

\QC				
BA	00	01	11	10
00	X			
01	х		х	
11			х	
10	х		х	

00

Χ

X

Х

00

01

11

10

01

11

X

Х

Х

10

1	1
1	1



## Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	•	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	0	X						
0	1	1	0	0	1	1	1	0	X						
0	1	1	1	1	0	0	0	1	0						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	X	0						
1	0	1	0	1	0	1	1	X	0						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	0	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

DC $BA$	00	01	11	10
00	х			
01	х		х	
11			х	
10	х		х	

DC BA	00	01	11	10
00	х			
01	х		х	
11			х	
10	Х		х	

Q	$Q^+$	S	R
0	0	0	Χ
0	1	1	0
1	0	0	1
1	1	X	0




## Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0				
0	1	0	0	0	1	0	1	0	X	X	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	0	0	1				
1	0	0	0	1	0	0	1	X	0	0	X				
1	0	0	1	1	0	1	0	X	0	0	X				
1	0	1	0	1	0	1	1	X	0	0	X				
1	0	1	1	1	1	0	0	X	0	1	0				
1	1	0	0	0	0	1	1	0	1	0	1				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

\QC				
BA	00	01	11	10
00	X			
01	х		х	
11			х	
10	х		х	

Y	Y	,	Λ
0	0	0	Χ
0	1	1	0
1	0	0	1
1	1	X	0





## Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0	0	1		
0	1	0	0	0	1	0	1	0	X	X	0	0	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	0		
0	1	1	0	0	1	1	1	0	X	X	0	X	0		
0	1	1	1	1	0	0	0	1	0	0	1	0	1		
1	0	0	0	1	0	0	1	X	0	0	X	0	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	0		
1	0	1	0	1	0	1	1	X	0	0	X	X	0		
1	0	1	1	1	1	0	0	X	0	1	0	0	1		
1	1	0	0	0	0	1	1	0	1	0	1	1	0		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

DC BA	00	01	11	10
00	х			
01	х		х	
11			х	
10	Х		х	

DC BA	00	01	11	10
00	х			
01	X		х	
11			х	
10	X		х	

Q	$Q^+$	S	R
0	0	0	Χ
0	1	1	0
1	0	0	1
1	1	X	0

# Counters

# Counter design using J-K flip-flops

- Very similar to S-R
- Except now J = K = 1 is allowed, for the

operation

J	K	Q	$Q^+$	$Q Q^+$	JK	$Q Q^+$	JI
0	0	0	0	0 0	(0 0	0 0	0 )
0	0	1	1	0 0	10 1	0 1	1
0	1	0	0		(1 0	1 0	X
0	1	1	0	0 1	1 1	1 1	X
1	0	0	1				
1	0	1	1	1 0	<b>∫</b> 0 1	Toggle for $J = K$	= 1
1	1	0	1		1 1	allows change of	these
1	1	1	0	201	(0 0	from 0 to	
				1 1	1 0		16



## Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0								
0	1	0	0	0	1	0	1								
0	1	0	1	0	1	1	0								
0	1	1	0	0	1	1	1								
0	1	1	1	1	0	0	0								
1	0	0	0	1	0	0	1								
1	0	0	1	1	0	1	0								
1	0	1	0	1	0	1	1								
1	0	1	1	1	1	0	0								
1	1	0	0	0	0	1	1								
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

1				
DC	00	01	11	10
00	Х			
01	х		х	
11			х	
10	Х		Х	

00

Χ

X

Х

00

01

11

10

01

11

X

Х

Х

10

1	0 1	
1	1	
		•




## Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	0	X						
0	1	1	0	0	1	1	1	0	X						
0	1	1	1	1	0	0	0	1	X						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	X	0						
1	0	1	0	1	0	1	1	X	0						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	X	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

1				
DC	00	01	11	10
00	х			
01	х		х	
11			х	
10	х		х	



Q	$Q^+$	J	K
0	0	0	Х
0	1	1	X
1	0	X	1
1	1	X	0



COLLEGE OF ENGINEERING

#### ECE2060

# Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X				
0	1	0	0	0	1	0	1	0	X	X	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	X	X	1				
1	0	0	0	1	0	0	1	X	0	0	X				
1	0	0	1	1	0	1	0	X	0	0	X				
1	0	1	0	1	0	1	1	X	0	0	X				
1	0	1	1	1	1	0	0	X	0	1	X				
1	1	0	0	0	0	1	1	X	1	X	0				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

01	_11_	10
	х	
	х	
	х	
_	01	x x

DC BA	00	01	11	10
00	х			
01	х		х	
11			х	
10	х		х	

Q	$Q^+$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



COLLEGE OF ENGINEERING

#### ECE2060

# Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1		
0	1	0	0	0	1	0	1	0	X	X	0	0	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	X		
0	1	1	0	0	1	1	1	0	X	X	0	X	0		
0	1	1	1	1	0	0	0	1	X	X	1	X	1		
1	0	0	0	1	0	0	1	X	0	0	X	0	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	X		
1	0	1	0	1	0	1	1	X	0	0	X	X	0		
1	0	1	1	1	1	0	0	X	0	1	X	X	1		
1	1	0	0	0	0	1	1	X	1	X	0	1	X		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

_				
DC	00	01	11	10
00	х		11	10
01	х		х	
11			Х	
10	х		х	

Y	Q	,	^
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0
		-	

\DC				
$\overrightarrow{BA}$	00	01	11	10
00	x			
01	х		х	
11			х	
10	Х		Х	

### Counters

# 4-bit Excess-3 counter using J-K flip-flops vs T or SR

• Using T flip-flops:

ECE2060

- Using S-R flip-flops:
- Using J-K flip-flops:

J-K is not always minimal

Different types of flip-flops will yield minimal designs for different count sequences

Watch for things like this in Homework 12-4

### Counters

4-bit Excess-3 counter using J-K flip-flops

$$J_D = ABC$$
  $J_C = AB$   $J_B = A + CD$   $J_A = 1$   $K_D = C$   $K_C = AB + D$   $K_B = A$   $K_A = 1$ 

