



## CPLD Reports

XC9500

Fitter Report

Timing Report

## Timing Report

Description

Summary

Constraints

Definitions

# Timing Report

[Need help reading this report?](#)

<b>Design Name</b>	top
<b>Device, Speed (SpeedFile Version)</b>	<a href="#">XC9536</a> , -5 (3.0)
<b>Date Created</b>	Sat Feb 24 17:17:39 2024
<b>Created By</b>	Timing Report Generator: version P.20131013
<b>Copyright</b>	Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

## Summary

Notes and Warnings
Note: This design contains no timing constraints.
Note: A default set of constraints using a delay of 0.000ns will be used for analysis.

Performance Summary	
<b>Min. Clock Period</b>	10.000 ns.
<b>Max. Clock Frequency (fSYSTEM)</b>	100.000 MHz.
Limited by Cycle Time for CLK	
<b>Clock to Setup (tCYC)</b>	10.000 ns.
<b>Pad to Pad Delay (tPD)</b>	8.500 ns.
<b>Setup to Clock at the Pad (tSU)</b>	3.500 ns.
<b>Clock Pad to Output Pad Delay (tCO)</b>	15.000 ns.

## Timing Constraints