# Lecture Outline

### Reminders to self:

ECE2060

- ☐ Turn on lecture recording to Cloud
- ☐ Turn on Zoom microphone
- Last Lecture
  - Continued Counters
    - Finished 3-bit Gray-Code counter from last Friday's lecture
    - Up and Down counter
    - Counter design with other types of flip-flops (SR)
- Today's Lecture
  - Continue Counters
    - Finish counter design with other types of flip-flops (SR and JK)
    - Analysis of Counter Circuits verifying design does the expected



# Handouts and Announcements

### Announcements

ECE2060

- Homework Problem 12-5
  - Posted on Carmen yesterday
  - Due: 11:25am Wednesday 3/22
- Homework Reminder
  - HWs 12-2 & 12-3 Due: 11:59pm Thursday 3/9
  - HW 12-4 Due: 11:59pm Tuesday 3/21
- Read for Friday: pages 425-432
- Mini-Exam 3 regrade continuing
  - A-some C regraded
  - Some P-Z regraded




**COLLEGE OF ENGINEERING** 


#### ECE2060


### Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0		-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	٥	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	٥	X						
0	1	1	0	0	1	1	1	0	X						
0	1	1	1	1	0	0	0	1	0						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	X	٥						
1	0	1	0	1	0	1	1	X	٥						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	0	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X









or Ro=co or Ro=A'c




**COLLEGE OF ENGINEERING** 


### ECE2060


### Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0				
0	1	0	0	0	1	0	1	0	X	×	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	0	٥	1				
1	0	0	0	1	0	0	1	X	0	0	X				
1	0	0	1	1	0	1	0	X	0	0	×				
1	0	1	0	1	0	1	1	X	0	0	X				
1	0	1	1	1	1	0	0	X	0	1	0				
1	1	0	0	0	0	1	1	0	1	0	1				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X







or R=BD+ABC
or R=AO+ABC

I new gate 2 new inputs

euse Ro reuses,

4




**COLLEGE OF ENGINEERING** 


#### ECE2060


### Counters

4-bit Excess-3 counter using SR flip-flops

D	С	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0	9	1		
0	1	0	0	0	1	0	1	0	X	X	0	0	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	0		
0	1	1	0	0	1	1	1	0	X	X	0	X	0		
0	1	1	1	1	0	0	0	1	0	0	1	0	1		
1	0	0	0	1	0	0	1	X	0	0	X	O	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	0		
1	0	1	0	1	0	1	1	X	0	0	X	X	٥		
1	0	1	1	1	1	0	0	X	0	1	0	G	1		
1	1	0	0	0	0	1	1	0	1	0	1	1	0		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X







I new gate 2 new inputs



**COLLEGE OF ENGINEERING** 


### ECE2060


# Counters

4-bit Excess-3 counter using SR flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$S_D$	$R_D$	$S_{C}$	$R_{C}$	$S_B$	$R_B$	$S_A$	$R_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	0	0	1	٥	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	I	4
0	1	0	1	0	1	1	0	0	X	X	0	1	0	C	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	0
0	1	1	1	1	0	0	0	1	0	0	1	0	1	0	(
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	6
1	0	0	1	1	0	1	0	X	0	0	X	1	0	٥	l
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	6
1	0	1	1	1	1	0	0	X	0	1	0	0	1	0	1
1	1	0	0	0	0	1	1	0	1	0	1	1	0	1	0
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

\QC													
$\overrightarrow{BA}$	00	01	11	10									
00	X	}	}	1									
01	х		х										
11			х										
10	X	1	х	ı									
$S_A = A'$													






# Counters

# Counter design using J-K flip-flops

- Very similar to S-R
- Except now J = K = 1 is allowed, for the Toggle operation





**COLLEGE OF ENGINEERING** 


### ECE2060


# Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	8	X						
0	1	0	0	0	1	0	1	0	X						
0	1	0	1	0	1	1	0	0	X						
0	1	1	0	0	1	1	1	a	X						
0	1	1	1	1	0	0	0	1	X						
1	0	0	0	1	0	0	1	X	0						
1	0	0	1	1	0	1	0	×	0						
1	0	1	0	1	0	1	1	×	0						
1	0	1	1	1	1	0	0	X	0						
1	1	0	0	0	0	1	1	X	1						
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

•				
$\searrow_{DC}$				
BA	00	01	11	10
00	X		×	×
01	x		х	×
11		(	X	×
10	Х		х	×
,	To	<b>~</b> /	4130	C







**COLLEGE OF ENGINEERING** 


### ECE2060


### Counters

4-bit Excess-3 counter using JK flip-flops

D	С	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	•	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X				
0	1	0	0	0	1	0	1	0	X	X	0				
0	1	0	1	0	1	1	0	0	X	X	0				
0	1	1	0	0	1	1	1	0	X	X	0				
0	1	1	1	1	0	0	0	1	X	X	1				
1	0	0	0	1	0	0	1	X	0	٥	×				
1	0	0	1	1	0	1	0	X	0	٥	X				
1	0	1	0	1	0	1	1	X	0	6	X				
1	0	1	1	1	1	0	0	X	0	1	X				
1	1	0	0	0	0	1	1	X	1	×	1				
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

\ DC												
DC $BA$	00	01	11	10								
00	x	X	X									
01	Х	K	Х									
11	$\forall$	ኢ	Х									
10	Х	×	Х									
Jc= AB												





I new gate
2 new inputs



**COLLEGE OF ENGINEERING** 


### ECE2060


# Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{\mathcal{C}}$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1		
0	1	0	0	0	1	0	1	0	X	X	0	4	X		
0	1	0	1	0	1	1	0	0	X	X	0	1	X		
0	1	1	0	0	1	1	1	0	X	X	0	X	٥		
0	1	1	1	1	0	0	0	1	X	X	1	X	1		
1	0	0	0	1	0	0	1	X	0	0	X	٥	X		
1	0	0	1	1	0	1	0	X	0	0	X	1	X		
1	0	1	0	1	0	1	1	X	0	0	X	X	٥		
1	0	1	1	1	1	0	0	X	0	1	X	X	1		
1	1	0	0	0	0	1	1	X	1	X	0	1	Y		
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X

$\searrow DC$					
$\overrightarrow{BA}$	00	01	11	10	
00	X		M	0	
01	X	1	х	~	
11	X	X	x	X	
10	х	×	X	X	
,	Je	<u></u>	A	+ C	U







**COLLEGE OF ENGINEERING** 


### ECE2060


# Counters

4-bit Excess-3 counter using JK flip-flops

D	C	B	A	$D^+$	<b>C</b> +	$B^+$	$A^+$	$J_D$	$K_D$	Jc	$K_{C}$	$J_B$	$K_B$	$J_A$	$K_A$	
0	0	0	0	-	-	-	-	X	X	X	X	X	X	X	X	
0	0	0	1	-	-	-	-	X	X	X	X	X	X	X	X	
0	0	1	0	-	-	-	-	X	X	X	X	X	X	X	X	
0	0	1	1	0	1	0	0	0	X	1	X	X	1	x	1	
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X	
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	ſ	
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X	
0	1	1	1	1	0	0	0	1	X	X	1	X	1	K	1	
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X	
1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1	
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X	
1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1	
1	1	0	0	0	0	1	1	X	1	X	0	1	X	1	*	
1	1	0	1	-	-	-	-	X	X	X	X	X	X	X	X	
1	1	1	0	-	-	-	-	X	X	X	X	X	X	X	X	
1	1	1	1	-	-	-	-	X	X	X	X	X	X	X	X	

ops									
QC.	00	0.1	1.1	1.0					
BA	00	01	11	10	1				
00	х	1	1	1	1				
01	Х	X	х	X					
11	X	X	х	×					
10	х	l	х	١					
J <sub>4</sub> = 1									





### Counters

# 4-bit Excess-3 counter using J-K flip-flops vs T or SR

- Using T flip-flops: 6 gates, 13 inputs
- Using S-R flip-flops: 7 gates, 16 inputs
- Using J-K flip-flops: 5 gates, 11 inputs

### J-K is not always minimal


Different types of flip-flops will yield minimal designs for different count sequences

Watch for things like this in Homework 12-4

# Counters


4-bit Excess-3 counter using J-K flip-flops

$$J_D = ABC$$
  $J_C = AB$   $J_B = A + CD$   $J_A = 1$   $K_D = C$   $K_C = AB + D$   $K_B = A$   $K_A = 1$ 





# Counters





COLLEGE OF ENGINEERING

### ECE2060

# Counters

C	$\boldsymbol{B}$	$\boldsymbol{A}$	$S_{C}$	$R_c$	$S_B$	$R_B$	$S_A$	$R_A$	<b>C</b> +	$B^+$	$A^+$	3-bit counter: verification of count
0	0	0	0	1	}	٥	1	۵	٥	(	1	sequence $S_C(C, B, A) = B$
0	0	1	0	1	1	0	1	0	٥	l	1	$R_{C}(C,B,A) = B'$ $S_{R}(C,B,A) = C'$ $S_{A}(C,B,A) = C'$
0	1	0	1	٥	1	0	1	٥	1	1	1	$S_B(C,B,A) = C'$ $S_A(C,B,A) = C'$ $R_B(C,B,A) = C$ $R_A(C,B,A) = B'C$
0	1	1	١	0	1	0	(	٥	١	1	1	$\mathcal{L}_{A}(G,D,\Pi)$
1	0	0	0	1	8	1	٥	-1	٥	8	4	
1	0	1	٥	١	0	1	٥	1	۵	0	8	
1	1	0	l	٥	0	1	8	0	1	0	۵	
1	1	1	1	0	0	(	٥	0	1	0	1	
	100k 110											

( 011 )

CBA

101

### Counters

- Is possible that Don't Cares during design result in R = S = 1 for one or more bits of states not in count sequence
- Shows up in analysis of all states
- Could leave such a state by more than one path
- Not predictable which path will be followed
- But for correctly designed counter either path eventually leads to main count loop