A picture containing calendar

Description automatically generated

**AMERICAN INTERNATIONAL UNIVERSITY–BANGLADESH (AIUB)**

**FACULTY OF ENGINEERING**

**DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING**

**DIGITAL LOGIC AND CIRCUITS LABORATORY**

**Fall 2023-2024**

**Group: 02**

**LAB REPORT ON**

***Studying different digital logic gates and designing of basic logic gates using Universal gates.***

**Supervised By**

**DR. TANBIR IBNE ANOWAR**

**Submitted By:**

|  |  |
| --- | --- |
| **Name** | **ID** |
| 1. MD. ATIK ISHRAK SUJON | 22-46684-1 |
| 2. MD. FAHIM MURSHED | 22-46695-1 |
| 3. S.M. MUJAHID SOUROV | 22-49679-3 |
| 4. NUSHRAT JAHAN | 22-46149-1 |
| 5. TRIDIB SARKAR | 22-46444-1 |

**Date of Submission**: **24 September, 2023**

* 1. **Title:**

Studying different digital logic gates and designing of basic logic gates using Universal gates.

* 1. **Abstract:**

In this experiment, we gained knowledge about the characteristics of various logic gates and developed familiarity with digital trainer boards and digital integrated circuits (ICs). We successfully created different gates using universal gates and comprehended logical expressions and the application of universal gates in integrated circuits.

* 1. **Part I (Basic Logic IC’s):**

An integrated circuit, also known as an IC, chip, or microchip, consists of electronic circuits condensed onto a small semiconductor plate called a "chip," typically made of silicon. This allows for a significantly smaller size compared to discrete circuits composed of separate components. The trainer board used in this experiment utilizes various integrated circuits to execute distinct logical operations.

* 1. **Theory and Methodology:**

In this experiment, we compared between Digital signals and analog signals in that they were encoded in binary (0 and 1) format, meaning each bit was represented by two distinct amplitudes.

A black and red line

Description automatically generated with low confidence

Codes were often used to keep the information secret or break it into pieces manageable by technology. Digital signals could be processed by digital circuit components, using less bandwidth and electromagnetic interference. Information storage was easier in digital systems than in analog ones. The noise immunity of digital systems allowed data to be stored and retrieved without degradation. ICs had two main advantages over discrete circuits: cost and performance. A logic gate was an elementary building block of a digital circuit, with two inputs and one output.

|  |  |
| --- | --- |
| **Operation** | **Expression** |
| AND | Y = AB |
| OR | Y = A+B |
| NOT | Y = A' |
| XOR | Y = AB' + A'B |
| NAND | Y= A' + B' |
| NOR | Y= A' B' |

* + 1. **AND Operation:**

The AND operation produces a high if all the inputs are high. Here is the symbol and Truth Table of AND gate.

A picture containing text, diagram, screenshot, line


Description automatically generated

**Pin configuration for IC-74HC08N:**

74HC series devices are designed to work with a 5V power supply, allowing voltages from 2V to 5V for most circuits.

* + 1. **OR Operation:**

The OR operation produces a high output when any of the inputs are high. Here is the symbol and Truth Table of OR gate.



**Pin configuration for IC-74HC32N:**

74HC32 is a Quad 2-input OR gate with low current consumption and wide voltage range, with high noise immunity characteristics.

* + 1. **NOT Operation:**

The NOT operation is implemented by an inverter to change one logic level to another. Here is the symbol and Truth Table of NOT gate.

A picture containing text, diagram, line, font

Description automatically generated

**Pin configuration for IC-74HC04N:**

The 74HC04 is a hex inverter with six inverters, clamp diodes, current limiting resistors, and CMOS input level.

* + 1. **XOR Operation:**

The XOR gate acts like a logical "either/or" gate, with the output being high if either input is high, low if both inputs are low, or 0 if both inputs are the same. Here is the symbol and Truth Table of XOR gate.

A picture containing text, number, diagram, font

Description automatically generated

**Pin configuration for IC-74HC86N:**

HC86 is a quad 2-input XOR gate with advanced silicon gate CMOS technology, low power consumption and high noise immunity. It has a voltage range of 2V-5V and an input current of 1A.


* 1. **Part II: Study of Universal Gates:**

Universal Gates are Logic Gates that can be used to create any Logic Gate, such as NOT, AND, OR, XOR, XNOR, etc. NAND and NOR Gates are examples of Universal Gates.

The objective of this lab is to implement different logic functions using universal gates

* 1. **Theory and Methodology:** 
     1. **NAND operation:**

The NAND gate acts as an AND gate followed by a NOT gate, resulting in a high output if both inputs are high. Here is the symbol and Truth Table of NAND gate.



**Pin configuration for IC-74HC00N:**

The device code HC00 is compatible with Standard CMOS outputs, with an operating voltage range of 2.0-5 V and low input current of 1.0 A.

* + 1. **NOR operation:**

The NOR gate is a combination OR gate followed by an inverter with a low output if both inputs are low. Here is the symbol and Truth Table of NOR gate.

A picture containing text, sketch, diagram, white

Description automatically generated

A picture containing text, number, screenshot, font

Description automatically generated

**Pin configuration for IC-74HC02N:**

The 74HC02 is a high-speed Si-gate CMOS device with a quadrature 2 -input NOR function and a low input current of 1.0 A.

* 1. **Apparatus:**

* Digital trainer board.
* Integrated Circuits (ICs).
* Power supply.
* Connecting wires.
  1. **Experimental Procedure:**
















**1.10 Circuit Diagram:**

**Implementing AND, OR, NOT gates using NAND gate :**


****






**Implementing AND, OR, NOT gates using NOR gate :**

****





**1.11 Result :**

**1.11.1 Simulation:**

**(i) Implementing NOT gate using NAND gate:**

**(ii) Implementing OR gate using NAND gate:**

**(iii) Implementing AND gate using NAND gate:**

**(iv) Implementing XOR gate using NAND gate:**

**(v) Implementing XNOR gate using NAND gate:**

**(vi) Implementing NOT gate using NOR gate:**

**(vii) Implementing AND gate using NOR gate:**



**(viii) Implementing OR gate using NOR gate:**



**(ix) Implementing XNOR gate using NOR gate:**

**(x) Implementing XOR gate using NOR gate:**



**1.11.2 Images:**



**AND gate using NAND gate**







**NOT gate using NAND gate**









**OR gate using NAND gate**



**AND gate using NOR gate**







**OR gate using NOR gate**









**NOT gate using NOR gate**





**NAND gate**









**NOT gate**



**OR gate**





* 1. **Discussion and Conclusion:**

In this experiment, we have used Multisim software for the Simulations. While using this, we faced some problems. Overall, using the software to locate the solution was simple, and a beginner's ability to draw a circuit was average. Firstly, we need to understand truth-table and design of logic gates. Afterward, we can decide how to prepare for working with Multisim Software. We have successfully and error-free assembled all the components in the breadboard. We have successfully verified that there are no issues in connecting the circuit wires. At last, Truth-table for the logic gates were verified by the results and simulations and they matched with each other.

* 1. **Reference:**

1) www.tutorialspoint.com

2) [www.electronics-tutorials.ws](http://www.electronics-tutorials.ws)

3) faculty.kfupm.edu.sa

4) “Digital Fundamentals” by Thomas L. Floyd