

American International University – Bangladesh Faculty of Engineering Department of Electrical and Electronic Engineering

Course Name:	Microprocessor and Embedded Systems	Course Code:	EEE 4103
Semester:	Spring 23-24	Section:	F
Faculty Name:	Md Sajid Hossain		

Assignment No: 3 (individual submission consisting of 30 marks)

St	tudent Name:	TRIDIB SARKAR		
St	tudent ID:	22-46444-1	Program Name:	BSC in CSE

[Sec: F]-Submission Link (MS forms): https://forms.office.com/r/zurGRhwBMW

[Sec: Q]-Submission Link (MS forms): https://forms.microsoft.com/r/T6ZX6zhpFu

Submission Date: 06 May, 2024 Due Date: EXAM DAY

Assessment Rubrics:

COs-POIs	Excellent [28-30]	Proficient [25-27]	Good [20-24]	Acceptable [10-19]	Unacceptable [1-9]	No Response [0]	Secured Marks
CO3 P.a.4.C.3	simulation processes are clearly described, and results are generated by combining all possible input patterns with appropriate outcomes. All necessary drawings	solved correctly. The simulation processes are clearly described, and results are generated by combining all possible input patterns with appropriate outcomes. A few necessary drawings	solved correctly. The simulation processes	All the problems are not solved correctly. The simulation processes are not clearly described, and results are generated by combining several wrong input patterns with inappropriate outcomes. Some necessary drawings and computations are missing.	All the problems are not solved correctly. The simulation processes are not described, and results are generated by combining mostly wrong input patterns with inappropriate outcomes. Almost all the necessary drawings and computations are missing.	No responses at all	
Comments					Total marks (30)		

Questions:

1. Prepare a design of 2-bit ALU for the operations listed in Table 1

[10]

[5]

Table 1: For Questions 1 and 2 and 3

Dinawy			Function	of selection var	iables	
Binary Code	A	В	F with $C_{in} = 1$	$F \text{ with } C_{in} = 0$	D	Н
0 0 0	Input Data	Input Data	A+1	A, C←0	None	1's to the output Bus
0 0 1	R1	R1	A, C←1	A-1	R1	Shift Right with I _R =0
010	R2	R2	A+B'+1	A+B'	R2	-
0 1 1	R3	R3	A+B+1	A+B	R3	Circulate Left with Carry
100	R4	R4	AUB	AUB	R4	0's to the output Bus
1 0 1	R5	R5	A'	A'	R5	No Shift
110	R6	R6	A Ω B	А Ω В	R6	Circulate Right with Carry
1 1 1	R7	R7	A XOR B	A XOR B	R7	Shift Left with I _L =0

- 2. Design a 3-bit shifter circuit for the listed shift functions provided in Table 1.
- 3. Develop the control words in binary and hexadecimal formats using the information provided in Table 1 for the following micro-operations: [10]

ii.
$$R4 \leftarrow 3(R4 - 0)/3$$

One example is shown as follows:

Micro-operation	\boldsymbol{A}	В	D	F	Cin	H	In Hex
R5← CRC (R3+R4)	011	100	101	011	0	110	72B6h

The necessary bits for the control word are presented in Table 2.

Table 1: 16-bit control word sequence

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	A			В			D			F		C_{in}		Н	

4. Show the flow chart for *counting the number of 1's* in register, R3, and storing the count in register R7. Assume that the starting address is 9. If register, R3 contains the data 10011011 then what would be the contents of register, R7 after this micro-operation is completed? [5]

				-	-
Ans.	to	the	ques.	no:	1
~~-					

	7						
52	51	5.	Cin	F	X	Y	Z
0	0	0	1	A+1	Α	0	1
0	0	0	0	F= A (When (in=0)	A	0	0
0	0	1	1	F = A (When Cin = 1)	А	AU 1'S	1
0	0	1	0	A-1	A	AU 1'S	0
0	1	0	1	$A + \bar{B} + 1$	Α	B	1
0	1	0	0	A+B	А	8	0
0	1	1	1	A+B+1	A	В	1
0	1	1	0	A+B	А	В	0
1	O	0	X	ANB	A+B	0	0
1	0	1	X	Ā	A	1	0
1	1	0	X	AUB	A+B	B	0
1	1	1	X	A XOR B	А	В	0


K-map for 'x':

59510	0	1
00	A	A
01	A	A
11	$A+\bar{B}$	A
10	A+B	A

$$X = A + \overline{B}S_2S_1\overline{S_0} + BS_2\overline{S_1}\overline{S_0}$$

K-map for Y's

51%	0	1
	-0	1
01	B	B
11	B	B
10	0	1



Deima	H ₂	H ₁	Ho	Functions
0	0	0	0	I's to the output bus
1	0	0	1	Shift Right with IR = 0
2	0	1	O	-
3	0	1	1	Circulate left with earry
4	1	0	0	O's to the output bus
5	1	0	1	No shift
6	1	1	0	Circulate right with carry
7	1	1	1	Shift left with I IL = 0
Serial C		The state of the s	mm de la commencia del commencia de la commenc	Fi The state of th
	MUX			MUX MUX MUX

Ans. to the gues no: 3

16 bit control words generation

(ii)
$$R_4 \leftarrow 3(R_4-0)/3$$
 (vii) $R_6 \leftarrow I_{nput}$

(iii)
$$R_3 \leftarrow SHL R_3$$
 (Viii) $R_6 \leftarrow R_4 - R_2$

(iv) Output
$$\leftarrow$$
 R5 (ix) R6 \leftarrow R4 - R2 (ix) R5 \leftarrow R1

Humber	A	В	D	F	Cin	H	In HEX
(i)	011	100	111	011	0	101	7385
(ii)	011	011	011	100	0	111	6DC7
(iii)	100	000	100	000	O	101	8205
(vj)	101	000	000	000	0	101	A005
(v)	001	000	101	000	0	101	2285
(vi)	000	000	010	000	O	100	0104
(vii)	000	000	110	000	0	101	0305
Viii)	100	010	110	010	1	101	8820
(xi	101	101	010	100	0	001	8541
(x)	111	111	011	100	0	110	FDC6

