Report Generated by Test Manager

Title: AC_PlugInCharging_Test_Report
Author: Tridib Banik
Date: 25-Jan-2026 23:23:37

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Jan-25 23:21:32	✔	8.452
AC_PlugInCharging_Test_Cases	✔	8.122
Ac_PlugInCharging_Test_Suite	✔	8.123
AC_PlugInCharging	✔	8.124

Results: 2026-Jan-25 23:21:32

Result Type:	Result Set
Parent:	None
Start Time:	25-Jan-2026 23:21:33
End Time:	25-Jan-2026 23:21:42
Outcome:	Total: 1, Passed: 1

Back to Report Summary

AC_PlugInCharging_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	Results: 2026-Jan-25 23:21:32
Start Time:	25-Jan-2026 23:21:33
End Time:	25-Jan-2026 23:21:41
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	AC_PlugInCharging_Test_Cases

Back to Report Summary

Ac_PlugInCharging_Test_Suite

Test Result Information

Result Type:	Test Suite Result
Parent:	AC_PlugInCharging_Test_Cases
Start Time:	25-Jan-2026 23:21:33
End Time:	25-Jan-2026 23:21:41
Outcome:	Total: 1, Passed: 1

Test Suite Information

Name:	Ac_PlugInCharging_Test_Suite

Back to Report Summary

AC_PlugInCharging

Test Result Information

Result Type:	Test Case Result
Parent:	Ac_PlugInCharging_Test_Suite
Start Time:	25-Jan-2026 23:21:33
End Time:	25-Jan-2026 23:21:41
Outcome:	Passed

Test Case Information

Name:	AC_PlugInCharging
Type:	Baseline Test

Verify Result

Name	Link to Plot
Test Assessment Block1/.../step_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment Block1/.../step_1_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment Block1/.../step_2_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment Block1/.../step_3_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment Block1/.../step_3_1:verify(MaxChargeCurrentAllowed == 34*0.02)	Link
Test Assessment Block1/.../step_4_1:verify(uint64(MaxChargeRegenPowerAllowed) == 11000)	Link
Test Assessment Block1/.../step_5_1:verify(MaxChargeRegenPowerAllowed == 11000)	Link
Test Assessment Block1/.../step_6_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment Block1/.../step_6_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment Block1/.../step_6_2_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment Block1/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment Block1/.../step_8_1:verify(uint64(HVBatChargeStat) == 6)	Link
Test Assessment Block1/.../step_9_1:verify(uint64(MaxChargeCurrentAllowed) == 0)	Link
Test Assessment Block1/.../step_9_1:verify(uint64(HVBatChargeStat) == 6)	Link
Test Assessment Block1/.../step_10_1:verify(HVBatMaxCellVltAlld == 4.15)	Link
Test Assessment Block1/.../step_10_1:verify(uint64(HVBatChargeStat) == 6)	Link
Test Assessment Block1/.../step_10_1:verify(uint64(MaxChargeRegenPowerAllowed) == 0)	Link
Test Assessment Block1/.../step_11_1:verify(HVBatMaxPkVltAllwd == 105*4.15)	Link
Test Assessment Block1/.../step_11_1:verify(uint64(HVBatChargeStat) == 6)	Link
Test Assessment Block1/.../step_12_1:verify(uint64(HVBatChargeStat) == 6)	Link

Test Assessment Block1/.../step_13_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment Block1/.../step_14_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment Block1/.../step_15_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment Block1/.../step_16_1:verify(uint64(MaxChargeCurrentAllowed) == 0)	Link
Test Assessment Block1/.../step_16_1:verify(uint64(HVBatChargeStat) == 3)	Link
Test Assessment Block1/.../step_17_1:verify(uint64(MaxChargeCurrentAllowed) == 0)	Link

Name
Test Assessment Block1/.../step_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment Block1/.../step_1_1:verify(uint64(HVBatChargeStat) == 1)



Back to Report SummaryBack to Signal Summary

Name
Test Assessment Block1/.../step_2_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment Block1/.../step_3_1:verify(uint64(HVBatChargeStat) == 2)



Back to Report SummaryBack to Signal Summary

Name

Test Assessment Block1/.../step_3_1:verify(MaxChargeCurrentAllowed == 34*0.02)

Test Assessment Block1/.../step_4_1:verify(uint64(MaxChargeRegenPowerAllowed) == 11000)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_5_1:verify(MaxChargeRegenPowerAllowed == 11000)
Test Assessment Block1/.../step_6_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_6_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment Block1/.../step_6_2_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)
Test Assessment Block1/.../step_8_1:verify(uint64(HVBatChargeStat) == 6)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_9_1:verify(uint64(MaxChargeCurrentAllowed) == 0)
Test Assessment Block1/.../step_9_1:verify(uint64(HVBatChargeStat) == 6)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_10_1:verify(HVBatMaxCellVltAlld == 4.15)
Test Assessment Block1/.../step_10_1:verify(uint64(HVBatChargeStat) == 6)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_10_1:verify(uint64(MaxChargeRegenPowerAllowed) == 0)
Test Assessment Block1/.../step_11_1:verify(HVBatMaxPkVltAllwd == 105*4.15)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_11_1:verify(uint64(HVBatChargeStat) == 6)
Test Assessment Block1/.../step_12_1:verify(uint64(HVBatChargeStat) == 6)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_13_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment Block1/.../step_14_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_15_1:verify(uint64(HVBatChargeStat) == 2)
Test Assessment Block1/.../step_16_1:verify(uint64(MaxChargeCurrentAllowed) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment Block1/.../step_16_1:verify(uint64(HVBatChargeStat) == 3)
Test Assessment Block1/.../step_17_1:verify(uint64(MaxChargeCurrentAllowed) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Simulation

System Under Test Information

Model:	AC_PlugInCharging
Harness:	Harness_for_AC_PlugInCharging
Harness Owner:	AC_PlugInCharging/AC Plug In Charging
Release:	Current
Simulation Mode:	normal

Override SIL or PIL Mode:	0
Configuration Set:	Configuration1
Start Time:	0
Stop Time:	30
Checksum:	152861048 739007652 3345024880 599125432
Simulink Version:	23.2
Model Version:	1.36
Model Author:	OWNER
Date:	Sun Jan 25 23:09:07 2026
User ID:	OWNER
Model Path:	C:\Users\OWNER\MATLAB\Projects\PlugInCharging\PlugInCharging\Design\Test_PlugInCharging\AC_PlugInCharging_Test\AC_PlugInCharging.slx
Machine Name:	LAPTOP-751I470L
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	0.001
Simulation Start Time:	2026-01-25 23:21:33
Simulation Stop Time:	2026-01-25 23:21:41
Platform:	PCWIN64