The Processor

Ruben Saunders

September 2024

Contents

1	Principals	2
2	Memory Layout	2
3	Registers	2
4	Addressing Modes	3
5	Instruction Set 5.1 Data Transfer 5.2 Arithmetic 5.2 Arithmetic 5.3 Branching 5.4 Logical 5.5 Subroutines 5.5 Interrupts 5.6 Interrupts 5.7 Miscellaneous 5.8 Pseudo-Instructions 5.9 Instruction Layout 5.9 Instruction Layout	5 5 6 7 8 8 9
6	The Fetch-Execute Cycle & Interrupts	10
7	Subroutines	10
8	System Calls	11
9	Application Overview 9.1 Binary Layout	11 19

1 Principals

- This processor will operate a RISC instruction set.
- This processor has a word size of 64 bits.
- This processor will support both floats (4 bytes) and doubles (8 bytes).
- The instruction set will provide methods to load values into and out of registers. Then, most operations will be on registers.
- Load/store instructions operate on 32-bit immediates.
- Arithmetic and logic instructions operate on full registers, so 64-bit.

2 Memory Layout

The emulator is simple, able to run only one program. Therefore, the memory space is basic, with only two regions.

- RAM is where user code is located.
- The stack grows downwards from the top of memory, with its base indicates via the \$sp register.

3 Registers

See below for a list of registers. There are a total of 32 registers, and are all 64 bits wide. Register names are preceded by a dollar '\$' sign.

Symbol	Name Bit Description					
Special Registers						
\$pc	Program Counter		Point to next address to execute as an instruction.			
¢ _{nn} a	Return Address		Contains the sub-routiune return address.			
\$rpc	Return Address		Must be pushed onto the stack as it is not preserved.			
\$sp	Stack Pointer		Top address of the stack.			
\$fp	Frame Pointer		Point to the next byte beyond the last stack frame.			
\$flag	Flag Register	9-64				
		8	Interrupt status: 1=in interrupt, 0=normal.			
		0	Can be used to disable all interrupts.			
			Error flag.			
			• 000: no error.			
			• 001: invalid opcode, opcode in \$ret.			
		5-7	• 010: segfault, address in \$ret.			
			• 011: register segfault, register offset in \$ret.			
			• 100: invalid syscall, opcode in \$ret.			
			• 101: invalid datatype, bit field in \$ret.			
		4	Execution status: 1=executing, 0=halted.			
4		4	Can be used to halt the processor.			
			Zero flag.			
		3	Indicates if register is zero.			
			Updated on most instructions' dest register.			
			Comparison bits.			
			• 000: not equal.			
			• 001: equal.			
		0-2	• 010: less than.			
			• 011: less than or equal to.			
			• 110: greater than.			
			• 111: greater than or equal to.			

Φ:	Intermed Complex Designation	Used to indicate active interrupts.			
\$isr	Interrupt Service Register	64-bits, so 64 available distinguishable interrupts.			
		By setting any bit, the processor enters an interrupt state.			
		Used to mask \$isr.			
\$imr	Interrupt Mask Register	That is, interrupt $sisr[i]$ only triggers if $simr[i]$ is set.			
		Default: all bits set.			
\$ipc Interrupt Return Address		Stores \$pc in occurrence of an interrupt.			
P _{mot}	D-4 W-1 D	Contains value returned from function, syscall, etc.			
\$ret	Return Value Register	Contains process exit code on halt.			
General Purpose Registers					
\$k1, \$k2	Internal Desigtons	Used by pseudo-instructions			
ΦK1, ΦK2	Internal Registers	and reserved for use by interrupt handler code			
r1 - r21	General	Register for general use.			

4 Addressing Modes

An argument may be one of the following specifiers:

Argument Size <reg> 8</reg>		Comment	Example
		Register offset.	\$r1
<pre><value> 2 + 32</value></pre>		Any listed addressing mode. 2 indicator bits, 32 for data.	0xdead
<addr> 1 + 32</addr>		Any listed memory addressing mode. 1 indicator bit, 32 for data.	(0x8000)

The following table specifies possible addressing modes.

Indicator	Indicator Name		Operation	Size	
00	Immediate	imm	imm	32	
01	Register	\$reg	Reg[\$reg]	8	
10	Memory	(mem)	Mem[mem]	32	
10	Wichiory	n(mem)	Mem[mem+n]	02	
11	Register Indirect	n(\$reg)	Mem[Reg[\$reg] + n]	\$reg=8, n=16	

Note that $\$ is any of the four addressing modes, whereas $\$ is only the latter two. Hence, $\$ needs only 1 indicator bit.

5 Instruction Set

Notes:

- Instructions accept a conditional test suffix, unless indicated via a \square symbol.
- Mnemonics support overloading. That is, the same mnemonic can have many argument signatures. Optional arguments are listed using square brackets [optional] versus mandatory arguments <mandatory>.
- For all arithmetic and logical instructions with signatures <reg> <reg> <value>, the first register is optional. If omitted, the supplied register is duplicated. I.e., \$r, \$v becomes \$r, \$r, \$v.
- All arithmetic operations (except mod) and the compare operation take a datatype.

5.1 Data Transfer

5.1.1 Load

```
load <reg> <value>
```

Loads <value> as a word into register <reg>. Note, <value> may only specify a 32-bit immediate, so the upper 32 bits will always be zeroed in this case. To load a full 64-bit immediate, use loadi.

```
Reg[reg] <- value</pre>
```

5.1.2 Load Upper

```
loadu <reg> <value>
```

Loads <value> as a half-word into the upper half of register <reg>.

```
Reg[reg][32:] <- value</pre>
```

5.1.3 Load Immediate

Pseudo-instruction

```
loadi <reg> <imm>
```

Expands to

```
load <reg> <imm>[:32]
loadu <reg> <imm>[32:]
```

Loads <imm> as a word into register <reg>.

5.1.4 Zero

Pseudo-instruction

```
zero <reg>
```

Expands to

```
xor <reg> <reg>
```

Clears (zeroes) register <reg>.

5.1.5 Store

```
store <reg> <addr>
```

Stores the contents of register <reg> at the given address <addr>.

```
Mem[addr] <- Reg[reg]</pre>
```

5.1.6 Convert

```
cvt <d1>2<d2> <reg> <reg>
```

Converts the second register from data-type d_1 to d_2 and store in the first register.

```
Reg[reg1] <- cvt(Reg[reg2], d1, d2)</pre>
```

5.2 Arithmetic

Note that all mnemonics, except mod, expect a datatype flag.

5.2.1 Addition

```
add <reg> <reg> <value>
```

Add the value in the second register to <value> and store in the first register.

```
Reg[reg1] <- Reg[reg2] + value</pre>
```

5.2.2 Subtraction

```
sub <reg> <reg> <value>
```

Subtract <value> from the value in the second register and store in the first register.

5.2.3 Multiplication

```
mul <reg> <reg> <value>
```

Multiply the value in the second register by <value> and store in the first register.

```
Reg[reg1] <- Reg[reg2] × value</pre>
```

5.2.4 Division

```
div <reg> <reg> <value>
```

Divide the value in the second register by **<value>** and store in the first register as a *double*.

```
Reg[reg1] <- Reg[reg2] ÷ value</pre>
```

5.2.5 Modulo

```
mod <reg> <reg> <value>
```

Calculate the remainder when dividing the second register by the value. The register is treated as a signed word; the value as a signed half-word.

```
Reg[reg1] <- Reg[reg2] mod value</pre>
```

5.3 Branching

5.3.1 Compare

```
cmp <reg> <value>
```

Compare the value in the register by <value>; set the comparison bits in the \$flag register appropriately. E.g., set lt iff \$reg < \$value. Note the Z flag is set depending on value, not register.

5.3.2 Branch

Pseudo-instruction

```
b < cnd > < value >
```

Expands to

```
load < cnd > $pc < value >
```

Branch to the given value if the flag's comparison bits match the conditional guard.

5.3.3 Jump

Pseudo-instruction

```
jmp <value>
```

Expands to

```
load $pc <value>
```

An unconditional branch.

5.4 Logical

5.4.1 And

```
and <reg> <reg> <value>
```

Computer the bitwise AND of the value in the second register and <value> and stores the result in the second register.

```
Reg[reg1] <- Reg[reg2] & value</pre>
```

5.4.2 Not

```
not <reg> <reg>
```

Stores the inverse (bitwise NOT) of the value in the second register in the first register.

```
Reg[reg1] <- \sim Reg[reg2]
```

5.4.3 Or

```
and <reg> <reg> <value>
```

Computer the bitwise OR of the value in the second register and <value> and stores the result in the first register.

```
Reg[reg1] <- Reg[reg2] | value</pre>
```

5.4.4 Exclusive-Or

```
xor <reg> <reg> <value>
```

Computer the bitwise exclusive OR of the value in the second register and <value> and stores the result in the first register.

```
Reg[reg1] <- Reg[reg2] ^ value</pre>
```

5.4.5 Left Shift

```
shl <reg> <reg> <value>
```

Logically shift the value in the second register left by <value> and store the result in the first register.

```
Reg[reg1] <- Reg[reg2] ≪ value
```

5.4.6 Right Shift

```
shl <reg> <reg> <value>
```

Logically shift the value in the second register right by <value> and store the result in the first register.

```
Reg[reg1] <- Reg[reg2] >> value
```

5.4.7 Sign Extend

```
sext <reg> <value> <imm: 8>
```

Extend the signed data of <imm> bits and store as a word in the destination register. That is, if the MSB is one, extend with ones, else extend with zeroes. All bits not composing the data are set to one or zero.

```
if msb = 1 then
   Reg[reg] <- value | (~0 << imm)
else
   Reg[reg] <- zero-extend(value, imm)</pre>
```

5.4.8 Zero Extend

```
zext <reg> <value> <imm: 8>
```

Extend the unsigned data of <imm> bits and store as a word in the destination register.

```
Reg[reg] <- value & ((1 << imm) - 1)
```

5.5 Subroutines

5.5.1 Jump and Link

```
jal [reg] <addr>
```

Performs a function call: stores the current \$pc in <reg1> and jumps to <addr>. By default, this register is \$rpc; the optional register argument changes this.

```
Reg[reg1] <- Reg[$pc]
Reg[$pc] <- addr
```

5.5.2 Return

Pseudo-instruction

```
ret [value]
```

Expands to

```
load $ret <value>
load $pc $rpc
```

If provided, loads the provided value into \$ret, and loads \$rpc into \$pc.

5.6 Interrupts

5.6.1 Trigger Interrupt

Pseudo-instruction

```
int <value>
```

Expands to

```
or $isr <value>
```

Mask the \$isr register; trigger the given interrupt given the bit mask.

5.6.2 Return from Interrupt

Pseudo-instruction

```
rti
```

Expands to

```
load $ipc $pc
and $flag ~FLAG_INTERRUPT_BIT
```

Restores instruction pointer to pre-interrupt state, and unlocks future interrupts.

5.7 Miscellaneous

5.7.1 No-Operation

```
nop
```

Do nothing; consume an instruction cycle.

5.7.2 Exit

Pseudo-instruction

```
exit [value]
```

Expands to

```
load $ret <value>
syscall <exit>
```

Exit or halt the given process, optionally with a provided exit code.

5.7.3 System Call

```
syscall <value>
```

Invoke the system call mapped to the given value. See the system call section for these mappings.

5.8 Pseudo-Instructions

These are instructions which are not necessary for full functionality, but are provided for usefulness. They may be implemented using other instructions. It is up to the implementer whether to implement these as actual instructions or expand them to their equivalent form.

5.9 Instruction Layout

All instructions are encoded in a single 64-bit word. The layouts of various types is listed below. The size field stated the size in bits of this field. From top-to-bottom, the table starts at the least-significant bit.

Note, the opcode of each instruction is not decided upon; it may be any value as long as the instruction set is implemented. The only exception is nop, which maps to a fully-zeroed word.

Generic Layout This outlines the generic structure of an instruction. The first section of the table refers to the 'header'.

Bit	Purpose	Comments	
0–5	Opcode		
6–9	Conditional test	These bits are tested against \$flag to determine if instruction is executed or skipped. 1111: skip test. 1001: test if zero flag is set. 1000: test if zero flag is unset. Otherwise: match lower 3 bits to \$flag.	
10–64	Instruction dependant.		

Conditional Test Most instructions expect a conditional test field. Below shows the mapping between suffix and bit field.

Suffix	Bits	Operator	Comments
N/A	1111	N/A	Skip test.
ne / neq	0000	<i>≠</i>	Test if not equal.
eq	0001	=	Test if equal.
lt	0010	<	Test if less than.
le / lte	0011	\leq	Test if less than or equal to.
gt	0110	>	Test if greater than.
ge / gte	0111	\geq	Test if greater than or equal to.
z $1001 = 0$		= 0	Test if zero flag is set.
nz	1000	$\neq 0$	Test if zero flag is clear.

Data-Type Indicator Some instructions have a field to specify the data-type of the data being operated on. These bits are after the ordinary header, and are as follows:

Bit 0 Decimal?	Bit 1 Signed?	Bit 0 Full or half word?	Suffix	Comments
0	0	0	hu	32-bit unsigned integer.
0	0	1	[u]	64-bit unsigned integer.
0	1	0	hi	32-bit signed integer.
0	1	1	i	64-bit signed integer.
1	0	0	f	32-bit float.
1	0	1	d	64-bit double.

Datatypes may be interpreted slightly differently, depending on the instruction.

• Arithmetic operations: the datatype refers to the type of the first data to be operated on. The last argument is always considered a 32-bit signed integer or float. That is, in add.u \$r1, -75, \$r1 is assumed to hold an unsigned 64-bit integer, but -75 is a 32-bit signed integer, while the result also be an unsigned 64-bit integer.

6 The Fetch-Execute Cycle & Interrupts

The fetch-execute cycle is a cycle of instruction-execution which runs a program. As this processor is designed to only run one program, this cycle iterates only while the <code>is_running</code> bit in \$flag is set. While said bit is set: the word at \$pc is read, components extracted (such as the opcode, conditional guard, etc.), and subsequent operation executed. This cycle continues unhindered, unless the processor exits, an error is triggered, or an interrupt is registered.

Interrupts are events which, when triggered, alert the processor immediately. Interrupts are triggered via the \$isr register and may be used to distinguish between different sources. The \$isr is used to mask, or ignore, some interrupts. After handling the interrupt, the interrupt bit must be cleared manually (if not, the interrupt will be immediately re-triggered once the handler is exited).

The programmer must take care when inside an interrupt handler not to overwrite register contents except the two especially designated kn registers. Keep in mind the ramifications of any changes upon resumption of normal execution. It furthermore is not guaranteed that the contents of kn registers be preserved across interrupt handler instances.

One imposed limitation is that interrupts may not be stacked; if in the interrupt handler, it is guaranteed that it will not be interrupted. As such, it is important that only the bit causing the interrupt be cleared, lest pending interrupts be dismissed prematurely.

Below is listed C-like pseudocode for the fetch-execute cycle to understand interrupt behaviour:

```
void fetch_execute_cycle(void) {
          while ($flag & FLAG_IS_RUNNING) {
               if (($isr & $imr) && !($flag & FLAG_IN_INTERRUPT)) {
                   handle_interrupt();
              }
               uint64_t instruction = fetch();
               execute(instruction);
               $pc += sizeof(word);
          }
      }
12
      void handle_interrupt(void) {
          $ipc = $pc;
          $flag |= FLAG_IN_INTERRUPT;
          $pc = HANDLER_OFFSET;
17
18
      void return_from_interrupt(void) {
20
          pc = pc;
21
          $flag &= ~FLAG_IN_INTERRUPT;
22
      }
```

Note the handler's offset if fixed once execution begins, but may be altered from its default; see the assembler documentation for further clarification.

7 Subroutines

As a RISC processor, little support is provided by the processor for calling subroutines; instead, it is up to compilers or other softwares to decide upon and implement such a convention. However, some basic instructions are provided.

The jal "jump-and-link" instruction is used to call a procedure. Given the location in memory of the subroutine, it first caches the old instruction pointer, then loads in the subroutine's address. Be aware that this return address is not preserved on multiple calls, and hence must be cached by the programmer if multiple nested calls are required to avoid \$rpc from being overwritten. Note, this instruction is atomic; while it may be implemented as a separate load and jmp, an interrupt could theoretically disrupt this.

To return from a subroutine is simple: load the contents of this cache into the instruction pointer register. This service is offered as a pseudo-instruction ret.

8 System Calls

System calls are core functionality abstracted inside the processor. Actions are assigned operation codes and invoked via syscall <opcode>. Optionally, each read arguments from general-purpose registers r1 onward.

Service	Opcode	Arguments	Operation	Result		
Output						
$print_hex$ 0 \$r15 = integer			Print register as hexadecimal.	None		
print_int	1	r15 = integer	Print 64-bit integer.	None		
print_float	2	\$r15 = float	Print 32-bit float.	None		
print_double	3	r15 = double	Print 64-bit double.	None		
print_char	4	\$r15 = byte	Print byte as ASCII character.	None		
print_string	5	r15 = string address	Print null-terminated string at the address.	None		
			Input			
read_int	6	None	Read a signed 64-bit integer.	\$ret = integer		
read_float	7	None	Read a 32-bit float.	$\mathtt{$ret} = \mathtt{float}$		
read_double 8 None Read a 64-bit double.		Read a 64-bit double.	$\mathtt{$ret} = double$			
read_char 9 None Read an ASCII character.		Read an ASCII character.	\$ret = character			
read_string	10	r15 = string address	Read a null-terminated string into \$r15.	None		
read_string		$r16 = \max length$	String is truncated to maximum length, \$r16.	None		
		P	rogram Flow			
ovit	xit 11	11 None	Exit program.	None		
exit		1voite	Note process exit code is located in \$ret.	None		
			Other			
		r15 = source address	Copy n bytes from one region to another.			
mem_copy	12	r16 = destination address	Take care if the memory regions overlap.	None		
		r17 = length in bytes	Take care if the memory regions overrap.			
Debug						
print_regs 100 None		None	Print hexadecimal value of each register.	None		
print_mem	101	\$101 $$r15 = start address$	Print hexadecimal bytes of memory segment.	None		
	101	r16 = segment length				
print_stack	102	None	Print bytes of the stack.	None		

9 Application Overview

The application, named processor, is a simple program which implements the processor detailed herein. It is called as follows:

```
$ ./processor <source_file> [flags]
```

Where the program has the following flags:

- -o <output_file> defaults to stdout, output is written here (not including debug messages).
- -i <input_file> defaults to stdin, input is read from here.
- -dx toggles the x debug flag, where x is one of
 - all enables all debug flags.
 - args prints the resolution of each instruction's operands.
 - cond checks on the conditional guard on instructions (only emitted when a guard is present).
 - cpu operation execution messages.
 - err print more detailed error messages (rather than relying solely on internal error handling).

- mem memory (RAM) reads and writes.
- out <file> redirect debug messages to the given file.
- reg register reads and writes.
- zflag updates to the zero flag.
- --halt-on-nop yes/no sets the "halt on nop" behaviour. That is, when a nop is encountered, should we just skip, or halt as a precaution? *Default: yes*.

9.1 Binary Layout

A binary consists of a header, followed by program bytes. The program bytes are loaded into memory at address 0x00.

- 1. Program entry point (i.e., initial \$pc).
- 2. Address of interrupt handler.