# Processor Documentation

## Ruben Saunders

## August 2024

# Contents

8	System Call	8
7	Calling Convention7.1 Function Invocation7.2 Function Returning7.3 Argument Retrieval	7
6	Interrupts	6
5	Instruction Set5.1 Pseudo-Instructions5.2 Instruction Layout	<b>3</b> 5
4	Addressing Modes	3
3	Registers	2
2	Memory Layout	2
1	Principals	2

### 1 Principals

- This processor will operate a RISC instruction set.
- This processor has a word size of 64 bits, and supports both floats (4 bytes) and doubles (8 bytes).
- The instruction set will provide methods to load values into and out of registers. Then, most operations will be on registers.
- Load/store instructions operate on 32-bit immediates.
- Arithmetic and logic instructions operate on full registers, so 64-bit.

### 2 Memory Layout

The emulator is simple, able to run only one program. The memory space has three regions: reserved, RAM, and stack.

- The reserved region contains two words.
  - Program entry point (i.e., initial \$ip).
  - Address of interrupt handler.

Note, these addresses refer to offsets in RAM.

- RAM is where user code is located.
- The stack grows downwards from the top of memory, with its base indicates via the \$sp register.

### 3 Registers

See below for a list of registers. All registers are 64-bit. Register names are preceded by a dollar '\$' sign.

Symbol	Name	Bit	Description		
		Speci	al Registers		
\$ip	Instruction Pointer		Point to next address to execute as an instruction.		
\$sp	Stack Pointer		Top address of the stack.		
\$fp	Frame Pointer		Point to the next byte beyond the last stack frame.		
\$flag	Flag Register	9-64			
		8	Interrupt status: 1=in interrupt, 0=normal.		
		0	Can be used to disable all interrupts.		
			Error flag.		
			• 000: no error.		
			• 001: invalid opcode, opcode in \$ret.		
		5-7	• 010: segfault, address in \$ret.		
			• 011: register segfault, register offset in \$ret.		
			• 100: invalid syscall, opcode in \$ret.		
			• 101: invalid datatype, bit field in \$ret.		
		4	Execution status: 1=executing, 0=halted.		
		4	Can be used to halt the processor.		
			Zero flag.		
		3	Indicates if register is zero.		
			Updated on most instructions' dest register.		

			Comparison bits.
			• 000: not equal.
			• 001: equal.
		0-2	• 010: less than.
			• 011: less than or equal to.
			• 110: greater than.
			• 111: greater than or equal to.
\$isr	Interrupt Service Register		Used to indicate active interrupts.
ψιδι	interrupt Service Register		64-bits, so 64 available distinguishable interrupts.
	Interrupt Mask Register		Used to mask \$isr.
\$imr			That is, interrupt $sisr[i]$ only triggers if $simr[i]$ is set.
			Default: all bits set.
\$iip Interrupt IP			Stores \$ip in occurrence of an interrupt.
\$ret	Return Value Register		Contains value returned from function, syscall, etc.
Ψιου	Return value Register		Contains process exit code on halt.
	Gen	eral P	urpose Registers
\$k1, \$k2	Internal Registers		Used by pseudo-instructions.
r1 - r14	GPRs		Register for general use.
\$s1 - \$s8	Preserved GPRs		Register for general use.
$\psi_{S1} - \psi_{SO}$	r reserved Gras		Values are preserved in stack frame.

### 4 Addressing Modes

An argument may be one of the following specifiers:

Argument	Size	Comment	Example
<reg> 8</reg>		Register offset.	\$r1
<pre><value> 2 + 32</value></pre>		Any listed addressing mode. 2 indicator bits, 32 for data.	0xdead
<addr></addr>	1 + 32	Any listed memory addressing mode. 1 indicator bit, 32 for data.	(0x8000)

The following table specifies possible addressing modes.

Indicator	Name	Syntax	Operation	Size
00	Immediate	imm	imm	32
01	Register	\$reg	Reg[\$reg]	8
10	Memory	(mem)	Mem[mem]	32
11	Register Indirect	n(\$reg)	Mem[Reg[\$reg] + n]	\$reg=8, \$n=24

#### 5 Instruction Set

#### Notes:

- Instructions accept a conditional test suffix, unless indicated via a  $\square$  symbol.
- Mnemonics support overloading. That is, the same mnemonic can have many argument signatures. Optional arguments are listed using square brackets [optional] versus mandatory arguments <mandatory>.
- For all arithmetic and logical instructions with signatures <reg> <reg> <value>, the first register is optional. If omitted, the supplied register is duplicated. I.e., \$r, \$v becomes \$r, \$r, \$v.
- All arithmetic operations and the compare operation take a datatype.

Instruction	Syntax	Operation/Comments	
	Data Transfer		

		Load a word into a register.				
Load	load <reg> <value></value></reg>	Reg[\$reg] = \$value				
	1544 156 144145	Note that any immediate is only 32-bit;				
		Use loadw for loading a 64-bit immediate.				
Load Upper	loadu <reg> <value></value></reg>	Load a half-word (32-bit) into the upper half of a register.				
Load Opper	Toadu (Teg) (Value)	Reg[\$reg][32:] = \$value				
		Pseudo-instruction.				
		Loads a word into a register.				
Load Word	loadw <reg> <value></value></reg>	load \$reg \$value[:32]				
		loadu \$reg \$value[32:]				
		Note accepts a 64-bit immediate.				
		Pseudo-instruction.				
Zero	zero <reg></reg>	Zeroes/clears a register.				
		xor \$reg, \$reg				
		Copy from register to memory.				
Store	store <reg> <addr></addr></reg>	Mem[\$addr] = Reg[\$reg]				
Convert	$cvt d_1 2 d_2 <\!reg\!> <\!reg\!>$	Convert register from data-type $d_1$ to $d_2$				
Convert		1 -				
		Arithmetic				
	All arithmmetic operat	ions, bar mod, expect a datatype.				
Add	add <reg> <reg> <value></value></reg></reg>	Add value to a register.				
	100 - 100 - 100	Reg[\$reg1] = Reg[\$reg2] + \$value				
Subtract	sub <reg> <reg> <value></value></reg></reg>	Subtract value from a register.				
Sastract	Sub (leg/ (leg/ (Value/	Reg[\$reg1] = Reg[\$reg2] - \$value				
Multiply	mul <reg> <reg> <value></value></reg></reg>	Multiply register by a value.				
Withipiy	mul (leg) (leg) (value)	$Reg[$reg1] = Reg[$reg2] \times $value$				
Division	div <reg> <reg> <value></value></reg></reg>	Divide a register by a value, store as double.				
Division		$Reg[$reg1] = Reg[$reg2] \div $value$				
		Calculate the remainder when dividing a register by a value.				
Nr. 1.1		The register is treated as a signed word,				
Modulo	mod <reg> <reg> <value></value></reg></reg>	the value as a signed half-word.				
		Reg[\$reg1] = Reg[\$reg2] mod \$value				
	1	Branching				
		Compare \$1 with \$2, setting comparison bits in flag register.				
Compare	cmp <reg> <value></value></reg>	E.g., set 1t iff \$1 < \$2.				
Compare	cmp (log) (value)	Note Z flag is set depending on value, not register.				
		Pseudo-instruction				
Branch	b <cnd> <value></value></cnd>	Branch to the given address if comparison matches conditional.				
Dranch	D/CHG/ \Value/	_				
	-	load <cnd> \$ip, \$value</cnd>				
$\operatorname{Jump}\square$	jmp <value></value>	Pseudo-instruction.				
1	- 1	load \$ip \$value				
		Logical				
Not	not <reg> <reg></reg></reg>	Bitwise NOT a register.				
1100	100 /168\ /168\	$Reg[\$reg1] = \sim Reg[\$reg2]$				
And	and cross cross cross	Bitwise AND between register and value.				
Allu	and <reg> <reg> <value></value></reg></reg>	Reg[\$reg1] = Reg[\$reg2] & \$value				
0		Bitwise OR between register and value.				
Or	or <reg> <reg> <value></value></reg></reg>	Reg[\$reg1] = Reg[\$reg2]   \$value				
E 1 : 0		Bitwise exclusive-OR between register and value.				
Exclusive Or	xor <reg> <reg> <value></value></reg></reg>	$Reg[\$reg1] = Reg[\$reg2] \oplus \$value$				
		Logically shift the register right an amount.				
Right Shift	shr <reg> <reg> <value></value></reg></reg>	Reg[\$reg1] = Reg[\$reg2] $\gg$ \$value				
		Logically shift the register left an amount.				
Left Shift	shl <reg> <reg> <value></value></reg></reg>	Reg[\$reg1] = Reg[\$reg2] $\ll$ \$value				
	1					
		Stack				

		Pseudo-instruction Push a 32-bit value onto the stack.
		sub \$sp, 8
Push	push <value></value>	loadu \$r1, <value></value>
T don	publi Walas	store \$r1, (\$sp)
		add \$sp, 4
		Note for efficiency, this is implemented as an instruction.
		Pseudo-instruction
		Push a 64-bit word onto the stack.
Push Word	pushw <value></value>	sub \$sp, 8
	•	loadw \$r1, <value></value>
		store \$r1, (\$sp)
	The pop operation is not imp	plemented due to its simplistic nature.
	I.e., to pop a word from the	-
Pop	sub \$sp, 8	
_	And to store it in a register:	
	load \$r1, (\$sp)	
		Functions
Function Call	call <addr></addr>	Call procedure at location addr.
runction Can		More complex than load ip, \$addr as pushes stack frame.
Return	ret	Return from function call.
Return		Restores key registers (undoes call).
System Call	syscall <value></value>	Invoke the system call mapped to the given value.
System Can	systail (Value)	See the respective section for mappings.
		Interrupts
		Pseudo-instruction
Trigger Interrupt	int <value></value>	Trigger the given interrupt mask.
Trigger interrupt	int value,	loadw \$k1, <value></value>
		or \$isr, \$k1
		Pseudo-instruction
Return From Interrupt	rti	Return from an interrupt.
Tectarii From Interrupt	101	xor \$flag, <in flag="" interrupt=""></in>
		load \$ip, \$iip
	M	iscellaneous
		Useless operation; do nothing.
No-Operation $\square$	nop	Equivalent to or r1, 0.
		Note For efficiency, implemented as instruction.
		Pseudo-instruction
Exit	exit [value]	Exit the program, optionally with an exit code in \$ret.
		If code provided: load \$ret, <value></value>
		syscall <opcode: exit=""></opcode:>

#### 5.1 Pseudo-Instructions

These are instructions which are not necessary for full functionality, but are provided for usefulness. They may be implemented using other instructions. It is up to the implementer whether to implement these as actual instructions or expand them to their equivalent form.

#### 5.2 Instruction Layout

All instructions are encoded in a single 64-bit word. The layouts of various types is listed below. The size field stated the size in bits of this field. From top-to-bottom, the table starts at the least-significant bit.

**Note**, the opcode of each instruction is not decided upon; it may be any value as long as the instruction set is implemented. The only exception is nop, which maps to a fully-zeroed word.

**Generic Layout** This outlines the generic structure of an instruction. The first section of the table refers to the 'header'.

Bit	Purpose	Comments
0-5	Opcode	
6-9	Conditional test	These bits are tested against \$flag to determine if instruction is executed or skipped.  • 1111: skip test.  • 1001: test if zero flag is set.  • 1000: test if zero flag is unset.  • Otherwise: match lower 3 bits to \$flag.
10-64	Instruction depen	dant.

**Conditional Test** Most instructions expect a conditional test field. Below shows the mapping between suffix and bit field.

Suffix	Bits	Operator	Comments
N/A	1111	N/A	Skip test.
ne / neq	0000	<i>≠</i>	Test if not equal.
eq	0001	=	Test if equal.
lt	0010	<	Test if less than.
le / lte	$  0011   \leq   \text{Test if less than or } \epsilon$		Test if less than or equal to.
$\operatorname{gt}$	0110	Test if greater than.	
ge / gte	0111	$\geq$	Test if greater than or equal to.
z 1001 = 0 T		= 0	Test if zero flag is set.
nz	1000	$\neq 0$	Test if zero flag is clear.

**Data-Type Indicator** Some instructions have a field to specify the data-type of the data being operated on. These bits are after the ordinary header, and are as follows:

Bit 0 Decimal?	Bit 1 Signed?	Bit 0 Full or half word?	Suffix	Comments
0	0	0	hu	32-bit unsigned integer.
0	0	1	[u]	64-bit unsigned integer.
0	1	0	hi	32-bit signed integer.
0	1	1	i	64-bit signed integer.
1	0	0	f	32-bit float.
1	0	1	d	64-bit double.

Datatypes may be interpreted slightly differently, depending on the instruction.

• Arithmetic operations: the datatype refers to the type of the first data to be operated on. The last argument is always considered a 32-bit signed integer or float. That is, in add.u \$r1, -75, \$r1 is assumed to hold an unsigned 64-bit integer, but -75 is a 32-bit signed integer, while the result also be an unsigned 64-bit integer.

### 6 Interrupts

Interrupts are events which, when triggered, alert the processor immediately. Interrupts are triggered via the \$isr register and may be used to distinguish between different sources. The \$isr is used to mask, or ignore, some interrupts. Note that the interrupt bit must be cleared manually. Also note that while in an interrupt, no other interrupt can be handled.

Below is listed C pseudo-code for the fetch-execute cycle to understand interrupt behaviour:

```
void fetch_execute_cycle(void) {
    if (($isr & $imr) && !($flag & FLAG_IN_INTERRUPT)) {
        handle_interrupt();
    }

word instruction = fetch();
    execute(instruction);
```

Note the handler offset is at the fixed memory location 0x400.

## 7 Calling Convention

Despite being a RISC processor, this processor will support explicit call and ret functions which will aid in pushing and popping a stack frame. For ease of programming, multiple actions are taken in each to maintain structure, so they are not pseudo-instructions.

#### 7.1 Function Invocation

To call a function [at] func with n arguments:

```
push <arg1> ... push <argn> push n \times 4 call <func>
```

Note when zero arguments are needed, still push 0 to indicate this.

Stack					
Before	After				
	preserved GP registers	<b>←</b> \$sp			
	old ip				
	old fp	$\leftarrow \$ \mathrm{fp}$			
	n bytes				
	args				
$xxx \leftarrow \$sp$	XXX				

#### 7.2 Function Returning

To return from the function invoked in the previous sub-section, we need only a call to ret. This will restore and pop the stack frame, as well as handle any arguments the user pushed. The following operations take place:

```
Reg[$ip] = old ip
Reg[$fp] = old fp
Reg[$sp] = loc(xxx)
```

### 7.3 Argument Retrieval

The frame points to the top of the previous frame. Using the diagram above, it is possible to retrieve an argument from the stack. It is important to note that the size of the additional information pushed via the processor may theoretically vary, and so referencing and relying on knowledge of this size is unadvised.

```
i: argument index, 0-indexed; n: number of arguments.
Arg i = \text{Reg}[\$\text{fp}] - 4 * (2 + n - i)
E.g., to load the one an only argument: load $reg, 12($fp).
```

# 8 System Call

System calls are core functionality abstracted inside the processor. Actions are assigned operation codes and invoked via syscall < opcode>. Optionally, each read arguments from general-purpose registers r1 onward.

Service	Opcode	Arguments	Operation	Result
Output				
print_int	1	r1 = integer	Print 64-bit integer.	None
print_float	2	r1 = float	Print 32-bit float.	None
print_double	3	r1 = double	Print 64-bit double.	None
print_char	4	r1 = byte	Print byte as ASCII character.	None
print_string	5	r1 = string address	Print null-terminated string at the address.	None
Input				
read_int	6	None	Read a signed 64-bit integer.	\$ret = integer
read_float	7	None	Read a 32-bit float.	$\mathtt{$ret} = \mathtt{float}$
read_double	8	None	Read a 64-bit double.	$\mathtt{$ret} = double$
read_char	9	None	Read an ASCII character.	\$ret = character
read_string	10	r1 = string address	Read a null-terminated string into given address.	None
		$r2 = \max length$	String is truncated to maximum length.	
Program Flow				
exit	11	None	Exit program.	None
			Note process exit code is located in \$ret.	
Debug				
print_regs	100	None	Print hexadecimal value of each register.	None
print_mem	101	r1 = start address	Print hexadecimal bytes of memory segment.	None
		r2 = segment length		
print_stack	102	None	Print bytes of the stack.	None