Processor Documentation

Ruben Saunders

August 2024

Principals 1

- This processor will operate a RISC instruction set.
- This processor has a word size of 64 bits, and supports both floats (4 bytes) and doubles (8 bytes).
- The instruction set will provide methods to load values into and out of registers. Then, most operations will be on registers.
- Load/store instructions operate on 32-bit immediates.
- Arithmetic and logic instructions operate on full registers, so 64-bit.

$\mathbf{2}$ Registers

See below for a list of registers. All registers are 64-bit. Register names are preceded by a dollar '\$' sign.

| Symbol | Name | Bit | Description | | |
|-------------------|---------------------------|------|--|--|--|
| Special Registers | | | | | |
| \$ip | Instruction Pointer | | Point to next address to execute as an instruction. | | |
| \$sp | Stack Pointer | | Top address of the stack. | | |
| \$fp | Frame Pointer | | Point to the next byte beyond the last stack frame. | | |
| \$flag | Flag Register | 6-64 | | | |
| | | 5 | Error status: 1=error, 0=ok. | | |
| | | | Indicates if exited gracefully. | | |
| | | 4 | Execution status: 1=executing, 0=halted. | | |
| | | | Zero flag. | | |
| | | 3 | Indicates if register is zero. | | |
| | | | Updated on most instructions' dest register. | | |
| | | | Comparison bits. | | |
| | | | • 000: not equal. | | |
| | | | • 001: equal. | | |
| | | 0-2 | • 010: less than. | | |
| | | | • 011: less than or equal to. | | |
| | | | • 110: greater than. | | |
| | | | • 111: greater than or equal to. | | |
| \$ret | Return Value Register | | Contains value returned from function, syscall, etc. | | |
| \$zero | Zero | | Hardwired to zero. | | |
| | General Purpose Registers | | | | |
| r1 - r16 | GPRs | | Register for general use. | | |
| \$s1 - \$s8 | Preserved GPRs | | Register for general use. | | |
| φ81 – φ8δ | 1 reserved Gras | | Values are preserved in stack frame. | | |

| General Purpose Registers | | | | |
|---|----------------|--------------------------------------|--|--|
| \$r1 - \$r16 GPRs Register for general use. | | | | |
| \$s1 - \$s8 | Preserved GPRs | Register for general use. | | |
| | | Values are preserved in stack frame. | | |

3 Addressing Modes

An generic value has the following format.

| Indicator | Name | Syntax | Operation | Size |
|-----------|-----------------|----------|----------------|--------------------------------|
| 00 | Immediate | imm | imm | |
| 01 | Memory | (mem) | Mem[mem] | |
| 10 | Register | \$reg | Reg[\$reg] | 8 |
| 11 | Register Offset | n(\$reg) | Reg[\$reg] + n | <pre>\$reg=8, n (signed)</pre> |

Note: immediates and memory addresses are 32-bit, registers are 8-bit.

Syntax

4 Instruction Set

Instruction

Notes

• All instructions, unless indicated otherwise by a square \square , contain three bits which exceed the opcode: a test bit to indicate if a conditional check is considered, followed by two bits equivalent to the first two bits in the flag register for comparison. If the test bit is 0, the check is skipped. This is indicated in the mnemonic by appending the mnemonic with a comparison code. This is indicated using a comparison postfix after a question mark: eq, ne, lt, le, gt, ge. E.g., add?eq.

Data Transfer

Operation/Comments

| | <u> </u> | Data Transier | |
|------------------------------|--|---|--|
| Load | load <reg> <value></value></reg> | Load data into a register. | |
| LUau | Toad /Iek/ /Aaide/ | Reg[\$reg] = \$value | |
| Load Upper | loadu <reg> <value></value></reg> | Load data into the upper half of a register. | |
| Load Opper | | Reg[\$reg][32:] = \$value | |
| | | Pseudo-instruction. | |
| Londlong | loadl (mam) (walua) | Loads a 64-bit value into a register. | |
| Load Long | loadl <reg> <value></value></reg> | load \$reg \$value[:32] | |
| | | loadu \$reg \$value[32:] | |
| | | Pseudo-instruction. | |
| Zero | zero <reg></reg> | Zeroes/clears a register. | |
| | | xor \$reg, \$reg | |
| Store | store <reg> <addr></addr></reg> | Copy from register to memory. | |
| Store | Store (reg/ (addr/ | Mem[\$addr] = Reg[\$reg] | |
| | | Arithmetic | |
| Follow | ing two bits indicate type: $none/0$ | 00 = 64-bit, $s/01 = 32$ -bit, $f/10 = float$, $d/11 = double$. | |
| | | tional; if not present, registers are the same. | |
| A 1.1 | add <reg> <reg> <value></value></reg></reg> | Add value to a register. | |
| Add | | Reg[\$reg1] = Reg[\$reg2] + \$value | |
| C1-44 | 1 | Subtract value from a register. | |
| Subtract | sub <reg> <reg> <value></value></reg></reg> | Reg[\$reg1] = Reg[\$reg2] - \$value | |
| Multiple | | Multiply register by a value. | |
| Multiply | mul <reg> <reg> <value></value></reg></reg> | $Reg[$reg1] = Reg[$reg2] \times $value$ | |
| Division | div <reg> <reg> <value></value></reg></reg> | Divide a register by a value. | |
| Division | | Reg[\$reg1] = Reg[\$reg2] ÷ \$value | |
| Integer division | idir (man) (man) (realization) | Divide a register by a value, cast result to integer. | |
| Integer division | idiv <reg> <reg> <value></value></reg></reg> | Reg[\$reg1] = [Reg[\$reg2] ÷ \$value] | |
| Branching | | | |
| C | | Compare \$1 with \$2, setting comparison bits in flag register. | |
| Compare | cmp <reg> <value></value></reg> | E.g., set 1t iff \$1 < \$2. | |
| T 🗆 | | Pseudo-instruction. | |
| $\operatorname{Jump}\square$ | jmp <addr></addr> | load ip <addr></addr> | |
| | | | |

| | I | Branch to the given address if comparison matches conditional. |
|---------------------|---|---|
| Branch \square | b <cnd> <addr></addr></cnd> | See \$flag register. |
| | | |
| | T | Logical Bitwise NOT a register. |
| Not | not <reg> <reg></reg></reg> | |
| | | Reg[\$reg1] = ~ Reg[\$reg2] |
| And | and <reg> <reg> <value></value></reg></reg> | Bitwise AND between register and value. |
| | | Reg[\$reg1] = Reg[\$reg2] & \$value |
| Or | or <reg> <reg> <value></value></reg></reg> | Bitwise OR between register and value. |
| | | Reg[\$reg1] = Reg[\$reg2] \$value |
| Exclusive Or | xor <reg> <reg> <value></value></reg></reg> | Bitwise exclusive-OR between register and value. |
| | | Reg[\$reg1] = Reg[\$reg2] ⊕ \$value Logically shift the register right an amount. |
| Logical Right Shift | shr <reg> <reg> <value></value></reg></reg> | Reg[\$reg1] = Reg[\$reg2] \gg \$value |
| | | Logically shift the register left an amount. |
| Logical Left Shift | shl <reg> <reg> <value></value></reg></reg> | |
| | | Reg[\$reg1] = Reg[\$reg2] « \$value |
| | I | Stack |
| D 1 | | Push a value onto the stack. |
| Push | push <value></value> | Mem[Reg[sp]] = \$value |
| | | Reg[sp] += 4 |
| | | Pseudo-instruction |
| Push Long | pushl <value></value> | Push a 64-bit value onto the stack. |
| | | push \$value[:32] |
| | | push \$value[32:] |
| | pop [reg] | Pseudo-instruction |
| Pop | | Pop value from the stack, load into register if provided. |
| 1 | | sub sp, 4 |
| | | If register: load \$reg, (sp) |
| | popl [reg] | Pseudo-instruction |
| Pop Long | | Pop a 64-bit value from the stack, load into register if provided. |
| | | sub sp, 8 |
| | | If register: loadl \$reg, (sp) |
| | | Functions |
| Function Call | call <value></value> | Call procedure at location value. |
| | | More complex than load ip, \$value as pushes stack frame. |
| | | Pseudo-instruction |
| | stargs <value> <value></value></value> | Push all argument values onto the stack. |
| | | Useful shorthand for function call. |
| Store Arguments | | push \$value1 |
| | | |
| | | push \$valuen |
| | | push n |
| | | Note assembler caches this n . Pseudo-instruction |
| | | Tells assembler that the next function call expects no arguments. |
| No Arguments | noargs | _ ~ |
| | | push 0 Note caches $n = 0$. |
| | | Note caches $n = 0$. Pseudo-instruction |
| | | Load the <i>i</i> th argument (assuming all 32-bit) into the register. |
| Load Argument | ldarg <reg> i</reg> | Load the till argument (assuming an 32-bit) into the register. load \$reg, $off(fp)$ |
| Load Alguillelli | | Note see "retrieving arguments" for off calculation. |
| | | Note number of arguments, n , is cached by the assembler. |
| Return | ret | Return from function call. |
| | 100 | Invoke the system call mapped to the given value. |
| System Call | syscall <value></value> | See the respective section for mappings. |
| | | see the respective accuron for mappings. |

| Miscellaneous | | | |
|------------------------|------|---|--|
| | | Useless operation; do nothing. | |
| No-Operation \square | nop | Equivalent to or r1, 0. | |
| | | Implemented as actual operation for efficiency. | |
| | | Pseudo-instruction | |
| Exit | exit | Exit/halt the program. | |
| | | syscall <opcode: exit=""></opcode:> | |

4.1 Pseudo-Instructions

These are instructions which are not necessary for full functionality, but are provided for usefulness. They may be implemented using other instructions. It is up to the implementer whether to implement these as actual instructions or expand them to their equivalent form.

4.2 Instruction Layout

All instructions are encoded in a single 64-bit word. The layouts of various types is listed below. The size field stated the size in bits of this field. From top-to-bottom, the table starts at the least-significant bit.

Note, the opcode of each instruction is not decided upon; it may be any value as long as the instruction set is implemented. The only exception is nop, which maps to a fully-zeroed word.

Argument Size The "addressing mode" section covers argument formatting, while here clarifies the size in bits of each argument type.

| Argument | Size | Comment |
|-----------------|-----------|---|
| <reg></reg> | 8 | Register offset. |
| <value></value> | 2 + 32 | Any listed addressing mode. |
| \value> | | 2 indicator bits, 32 for data. |
| <addr></addr> | r> 2 + 32 | Any listed addressing mode except immediate. |
| \addr> | | 2 indicator bits, 30 for data. |

Generic Layout A generic instruction layout, including the optional conditional testing. Most instructions take this format.

| Bit | Purpose | Comments |
|-------|------------------------|---|
| 0-5 | Opcode | |
| 6 | Conditional test | If test=1: The next three bits are compared to respective bits in \$flag. The instruction is only executed if they match. Otherwise, the test is skipped. |
| 7-9 | Test bits | Same as bits 0-2 in \$flag. |
| 10-64 | Instruction dependant. | |

Arithmetic Layout Layout for instructions in the arithmetic class. Each instruction may be followed by a character, indicating the type of the data to operate on, as stated in the table.

| Bit | Purpose | Comments |
|---------|-----------------------|-----------------------------|
| 0-9 | Same as generic instr | ruction layout. |
| | | Type of data to operate on. |
| | | • $00 = 64$ -bit integer. |
| 10 - 11 | Data type | • $01 = 32$ -bit integer. |
| | | • $10 = 32$ -bit float. |
| | | • 11 = 64-bit double. |
| 12-19 | Destination register | Argument: <reg>.</reg> |
| 20-27 | Source register | Argument: <reg>.</reg> |
| 28 - 61 | Value | Argument: <value>.</value> |
| 62-64 | | |

5 Calling Convention

Despite being a RISC processor, this processor will support explicit call and ret functions which will aid in pushing and popping a stack frame. For ease of programming, multiple actions are taken in each to maintain structure, so they are not pseudo-instructions.

5.1 Function Invocation

To call a function [at] func with n arguments:

```
push <arg1>
...
push <argn>
push n
call <func>
```

Note when zero arguments are needed, still push 0 to indicate this.

| Stack | | | | |
|--------------------------------|------------------------|-----------------------------|--|--|
| Before | After | | | |
| | preserved GP registers | $\leftarrow \$sp$ | | |
| | old ip | | | |
| | old fp | $\leftarrow \$ \mathrm{fp}$ | | |
| | n | | | |
| | args | | | |
| $xxx \leftarrow \$\mathrm{sp}$ | XXX | | | |

5.2 Function Returning

To return from the function invoked in the previous sub-section, we need only a call to ret. This will restore and pop the stack frame, as well as handle any arguments the user pushed. The following operations take place:

```
Reg[$ip] = old ip
Reg[$fp] = old fp
Reg[$sp] = loc(xxx)
```

5.3 Argument Retrieval

The frame pointer points to the top of the previous frame. Using the diagram above, it is possible to retrieve an argument from the stack. It is important to note that the size of the additional information pushed via the processor may theoretically vary, and so referencing and relying on knowledge of this size is unadvised.

```
i: argument index, 0-indexed; n: number of arguments.

Arg i = \text{Reg}[\$fp] - 4 * (1 + n - i)
```

6 System Call

System calls are core functionality abstracted inside the processor. Actions are assigned operation codes and invoked via syscall <opcode>. Optionally, each read arguments from general-purpose registers r1 onward.

| Service | Opcode | Arguments | Operation | Result | |
|--------------|--------|---------------------|---|--------------------------------------|--|
| | Output | | | | |
| print_int | 1 | r1 = integer | Print 64-bit integer. | None | |
| print_float | 2 | r1 = float | Print 32-bit float. | None | |
| print_double | 3 | r1 = double | Print 64-bit double. | None | |
| print_char | 4 | r1 = byte | Print byte as ASCII character. | None | |
| print_string | 5 | r1 = string address | Print null-terminated string at the address. | None | |
| | Input | | | | |
| read_int | 6 | None | Read a signed 64-bit integer. | $\mathtt{$ret} = integer$ | |
| read_float | 7 | None | Read a 32-bit float. | $\mathtt{$ret} = \mathtt{float}$ | |
| read_double | 8 | None | Read a 64-bit double. | $\mathtt{$ret} = double$ | |
| read_char | 9 | None | Read an ASCII character. | $\mathtt{$ret} = \mathrm{character}$ | |
| read_string | 10 | r1 = string address | Read a null-terminated string into given address. | None | |
| read_string | | $r2 = \max length$ | String is truncated to maximum length. | TVOILE | |
| Program Flow | | | | | |
| exit | 11 | None | Exit program. | None | |
| exit2 | 12 | r1 = exit code | Exit program with the given code. | None | |