

Documents Useful for Understanding Elcor

[1] [2] [3] [4] [5] [6] [7]

Bibliography

1. S. Abraham, V. Kathail, and B. Deitrich. Meld scheduling: relaxing scheduling constraints across region boundaries. *Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture* (Paris, France, 1996), 308-321.
2. R. A. Johnson and M. S. Schlansker. *Analyzing Predicated Code*. Technical Report HPL-96-119, Hewlett-Packard Laboratories, 1996.
3. A. E. Eichenberger and E. S. Davidson. Stage scheduling: a technique to reduce the register requirements of a modulo schedule. *Proceedings of the 28th Annual International Symposium on Microarchitecture* (Ann Arbor, Michigan, 1995), 338-349.
4. B. R. Rau. *Iterative Modulo Scheduling*. Technical Report HPL-94-115, Hewlett-Packard Laboratories, 1995.
5. B. R. Rau, *et al.* Register Allocation for Software Pipelined Loops. *Proceedings of the SIGPLAN'92 Conference on Programming Language Design and Implementation* (San Francisco, 1992).
6. J. C. Gyllenhaal, W.-m. W. Hwu, and B. R. Rau. *HMDES Version 2.0 Specification*. Technical Report IMPACT-96-3, University of Illinois at Urbana-Champaign, 1996.
7. J. C. H. Park and M. S. Schlansker. *On predicated execution*. Technical Report HPL-91-58, Hewlett-Packard Laboratories, Palo Alto CA, 1991.