3. Virtual Memory [40 points]

Assume a 32-bit byte-addressable machine that utilizes 4MB page size with a one-level page table.

What is the number of bits required for the page offset?

Assuming that the index bits for each level in the page table are divided equally, what is the maximum number of page table entries per page table?

With all the above assumption, what is the maximum number of physical memory the system can support?

With all the above assumption, what is the maximum capacity is needed for the entire page table structure?

Let's create a much simpler **BIG endian** machine that still utilize 4MB page size, and 32-bit address. Assuming the following data in the memory and the page table root is at 0x0, and the page table entries is 32-bit long, where the 10 most significant bits are used for the physical page number.

Address	Va	lues	(in	he	xade	ecin	nal)	[Lo	wes	t bi	t –	Hig	hest	bit	;]]
0x00	00	10	20	30	40	50	60	70	80	90	a0	b0	с0	d0	e0	f0	32 = 4 bytes
0x10	10	11	12	13	14	15	16	17	18	19	1a	1b	1c	1d	1e	1f	8
0x20	00	10	20	30	40	50	60	70	80	90	a0	b0	с0	d0	e0	f0	
0x30	30	31	32	33	34	35	36	37	38	39	3а	3b	3с	3d	3е	3f	
0x40	00	10	20	30	40	50	60	70	80	90	a0	b0	с0	d0	e0	f0	
0x50	19	15	12	0a	6b	3а	4b	12	91	ac	ff	fe	3с	3d	3е	4 f	la la la
0x60	12	50	62	8a	5e	5f	df	ea	99	ac	74	6b	91	44	33	ef	4×16=64
0x70	70	71	72	73	74	75	76	77	78	79	7a	7b	7с	7d	7e	7f	
0x80	91	40	8a	00	8c	14	fe	ff	74	13	02	ba	6b	12	4b	31	
0x90	90	91	92	93	94	95	96	97	98	99	9a	9b	9с	9d	9e	9f	
0xa0	80	00	8a	00	8c	14	fe	ff	72	14	0 a	6b	10	02	e1	ba	
0xb0	30	31	32	33	34	35	36	37	38	39	3а	3b	3с	3d	3е	3f	
0xc0	80	00	8a	00	8c	14	fe	ff	72	14	0a	6b	10	01	e1	ba	
0xd0	91	40	8a	00	8c	14	fe	ff	74	13	02	ba	6b	12	4b	31	
0xe0	70	00	8a	00	8c	14	fe	ff	72	14	0a	6b	10	03	e1	ba	
0xf0	91	40	8a	00	8c	14	fe	ff	74	13	02	ba	6b	12	4b	31	

What is the physical address for a virtual address 0xdeadbeef? Put in **Not enough information** if the table does not provide enough information to get the physical address.

What is the physical address for a virtual address 0x0ffffffff? Put in **Not enough information** if the table does not provide enough information to get the physical address.

4. Translation Lookaside Buffer [20 points]

(a) What is the benefit of a translation lookaside buffer (TLB)?

It stores recent translation. Saves time because no need to access DRAM during translation. This reduces number of Cycles.

(b) Assuming that the memory access takes 100 cycles to access DRAM, the system has 2-level page table, an TLB access takes 1 cycle, and a L1 cache access takes 1 cycle. How long does it takes to load a data that has a TLB miss and a L1 cache hit? Feels free to explain your answer.

look up = 1 cycle 2 level = 2×100 = 200 cycles LI = 1 cycle 200+1+1= Loz cycles

(c) Assuming that the memory access takes 100 cycles to access DRAM, the system has 2-level page table, an TLB access takes 1 cycle, and a L1 cache access takes 1 cycle. How long does it takes to load a data that has a TLB hit and a L1 cache hit using a PIPT cache? Feels free to explain your answer.

TLB look up = l cycle
Coche look up = l cycle

1+1 > 2 cycles

(e) Considering that the page offset is a piece of information shared by both the VA and the PA. How much data can a 256-entry TLB structure cover given the page size is 4kB. Why?

256×4=1024Kb =1 MB