## 1. Caching Benefits [20 points]

(a) What is the benefit of caching?

For the following questions, assume that there are three level of caches. The L1 cache has 1 cycle access latency, L2 cache has 5 cycles access latency, L2 cache has 10 cycles access latency and the main memory has 50 cycles access latency.

Assume that the program you are running has 80% L1 cache hit rate, 80% L2 cache hit rate, and 80% L3 cache hit rate.

(b) How many cycles is required to process 1000 memory requests? (**Hint:** Please remember that accessing a higher lever cache require the processor to know that an access to an earlier level is a cache hit or a cache miss)

(c) Is it possible for a program to have a 100% cache hit rate assuming that this is the first time the program is ever launched and there is no prefetching?

No

Why? Explain your answer.

Since its the first time, all requests are new which makes it a miss.

(d) What is the purpose of a tag store?

A tag store represents address and tells us if the Lata being looked up is in the cache for not.

## 2. Caching Basic [20 points]

(a) Assume a 32-bit byte-addressable process with a single level of cache. The cache is a 16-way set associavative cache with 16 cache sets. Each cache block is 32 bytes. What is the total cache size?

(b) Please feel free to explain your answer for all the questions below.

Given the 32-bit address and the same assumption, what is the **set ID** (set ID starts from 0) for each of the following addresses (in hexadecimal number)?

0xABADBEEF off set set id

log (8) = 13 bits log 2 16 = 4 D B

110 | (01)

set id: 0xD

0xbeeeeee

(set :1:0x)

| (c) What are the value of the $\mathbf{tag}$ $\mathbf{bits}$ for the following addresses (in hexadecimal number | r)? |
|---|-----|
|---|-----|

0xFFFF0000

0x5678EFEF