
# Computer Logic - Practical 2


### **Objective:**

To build, test and compare a carry-ripple adder and a carry-lookahead adder.


### Tasks:

- 1) A new project called "*Project2*" was created using the same procedure as used in "*Project1*".
- 2) The following files where then copied to the project directory:
  - full.vhd
  - full tb.vhd
  - ripple.vhd
  - ripple\_tb.vhd
  - full lookahead.vhd
  - full\_lookahead\_tb.vhd
  - lookahead.vhd
  - lookahead tb.vhd
- 3) The 8 files above were then added to the project with the menu item *Project: Add Source...* The association was set to *Simulation* for files with "\_tb" in their filename. Those without "\_tb" in the filename were associated to *All* as shown:





4) The file full.vhd defines the single-bit full adder shown below. Statements for X and S were already written in this file and both contained a delay clause. Statements for Y<sub>0</sub>, Y<sub>1</sub>, Y<sub>2</sub> and C<sub>out</sub> were then added to complete the full-adder. Similar delay clauses to those of X and S were implemented in the VHDL code.




```
begin -- architecture behavior

X <= A xor B    after delay;
S <= Cin xor X after delay;
Y0 <= A and B after delay;
Y1 <= A and Cin after delay;
Y2 <= B and Cin after delay;
Cout <= Y0 or Y1 or Y2 after delay;</pre>
```

end behavior;

5) The *full\_tb.vhd* file defining a testbench for the full adder was simulated using behavioral simulation and the output result was analysed. The emulated gate delay was known to be 1 ns for each gate whilst the propagation delays for the outputs S and C<sub>out</sub> were found to be 2 ns as shown in one instance between 200 and 202 ns.



6) In this step, the entity *ripple.vhd* defining the four-bit ripple-carry adder in the diagram was looked into. This particular task required observing the VHDL code only, especially the part where the four full adders were instantiated.

7) The test bench *ripple\_tb.vhd* was used to simulate inputs for the testing of the carry-ripple adder. This time, these inputs were not tested exhaustively. The following additions were performed to try out the test bench with the first addition having all inputs as 0s and the final one having all inputs as 1s:

```
<= "0001";
Α
    <= "0000";
                                                 <= "0111";
                          <= "0101";
                      В
                                                 <= "1000";
В
    <= "0000";
                                             В
                      Cin <= '0';
                                             Cin <= '0';
Cin <= '0';
                      wait for 100 ns;
                                             wait for 100 ns;
wait for 100 ns;
                          <= "0011";
    <= "1000";
                                                 <= "1011";
Α
                          <= "0111";
                      В
    <= "0010";
                                                 <= "0111";
                      Cin <= '0';
Cin <= '1';
                                            Cin <= '0';
                      wait for 100 ns;
wait for 100 ns;
                                            wait for 100 ns;
                                                 <= "11111";
Α
    <= "11111";
                                                 <= "11111";
    <= "11111";
                                             В
                                             Cin <= '1';
Cin <= '0';
                                             wait for 100 ns;
wait for 100 ns;
```

All these input statements were chosen carefully to try out as many different cases as possible. The sum and carry outputs were then checked to see if they were as expected.



- 8) In this step, the propagation delay of C<sub>out</sub> for the ripple-carry adder was measured as follows:
  - a) An addition operation with operands  $A = 0000_2$ ,  $B = 0000_2$ , and  $C_{in} = 0$  was needed to be added so that  $C_0$ ,  $C_1$ ,  $C_2$ ,  $C_3$  and  $C_4$  all equal 0. However this was already part of the code as it was one of the operands being tested in step 7.


```
A <= "0000";
B <= "0000";
Cin <= '0';
wait for 100 ns;
```

b) Another addition operation with operands  $A = 0001_2$ ,  $B = 1111_2$ , and  $C_{in} = 0$  was needed to be added so that the carry propagates through all the internal carries. This operand was not part of the previous operands being tested in step 7 so it was added at this stage.


```
A <= "0001";
B <= "1111";
Cin <= '0';
wait for 100 ns;
```

c) The test bench was simulated once again to observe the internal propagation delay of the ripple. This was done by dragging the object *C* [4:0] from the instances pane: ripple\_tb: uut to the waveform pane. The added waveforms were then made visible once the simulation was reloaded again.


The screenshots below show the different cases. The first one represents case (a) in which all inputs were 0 and there was no need for the carry to propagate at all. The second screenshot represents case (b) in which the carry was required to propagate through all internal carries. This was done with a propagation delay of 2 ns per propagation.




9) The file *full\_lookahead.vhd* contains a single-bit full-adder for a carry-lookahead adder shown. Statements for G and P were then added to complete the single-bit full-adder.




10) The file full\_lookahead\_tb.vhd contains a test bench for the single-bit carry-lookahead adder. This file was simulated and the propagation delays for G and P were measured. These were both found to be 1 ns. The screenshots below show proof for this with the first one showing G and the second, P.




11) The file *lookahead.vhd* containing an implementation of the carry-lookahead adder shown was modified by including statements for C<sub>2</sub>, C<sub>3</sub> and C<sub>4</sub>.



12) The implementation of the test bench *lookahead\_tb.vhd* was completed by copying the complete stimulus process from *ripple\_tb.vhd*. Then, each output sum was checked for correctness sake.



13) The maximum propagation carry delay for the lookahead adder was found to be 3 ns as shown in the screenshot. This is because the signal would have to pass through 3 gates having a propagation delay of 1 ns delay per gate. Comparing this to step 8, we see that all the C<sub>outs</sub> in this case were computed at the same time since one C<sub>out</sub> didn't lead on to the other. On the other hand, in step 8 the propagation delay was of 2 ns per C<sub>out</sub> since one input would lead onto the other.



### **Appendix (Code):**

#### full.vhd:

```
1 library ieee;
    use ieee.std_logic_1164.all;
 2
    use ieee.numeric_std.all;
 3
 4
    entity full is
 5
 6
 7
        port (
            A : in std_logic;
 8
                : in std_logic;
 9
           Cin : in std_logic;
10
            S : out std_logic;
11
            Cout : out std_logic);
12
13
    end entity full;
14
15
    architecture behavior of full is
16
17
        constant delay : time := 1 ns;
18
19
        signal X, Y0, Y1, Y2 : std_logic;
20
21
    begin -- architecture behavior
22
23
        X <= A xor B after delay;
24
        S <= Cin xor X after delay;
25
        YO <= A and B after delay;
26
        Y1 <= A and Cin after delay;
27
        Y2 <= B and Cin after delay;
28
        Cout <= Y0 or Y1 or Y2 after delay;
29
30
31 end behavior;
```

#### full\_tb.vhd:

```
1 library ieee;
   use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 3
 4
 5
    entity full_tb is
 6
    end entity full_tb;
 7
    architecture behavior of full_tb is
 В
9
        component full is
10
            port (
11
                     : in std_logic;
12
                B : in std_logic;
13
                Cin : in std_logic;
14
                S : out std_logic;
15
               Cout : out std_logic);
16
17
       end component full;
18
        -- inputs
19
        signal A : std_logic := '0';
signal B : std_logic := '0';
20
21
        signal Cin : std_logic := '0';
22
23
        -- outputs
24
        signal S : std_logic;
25
        signal Cout : std_logic;
26
27
28 begin -- architecture behavior
29
        -- unit under test
30
        uut : full
31
          port map (
32
               A -> A,
B -> B,
33
34
               Cin -> Cin,
35
               s -> s,
36
                Cout -> Cout);
37
38
       -- stimulus process
39
       stim_proc : process is
40
41
           variable u : unsigned(2 downto 0);
42
43
       begin -- process stim_proc
44
45
            -- include 8 in loop so that the 3 inputs go back to 0
46
            for i in 0 to 8 loop
47
                -- convert i to a 3-bit vector
48
                u := to_unsigned(i, 3);
49
50
               A <= u(2);
51
                B <= u(1);
52
               Cin <- u(0);
53
54
               wait for 100 ns;
55
           end loop;
56
57
58
        end process stim_proc;
59
60 end architecture behavior;
```

#### ripple.vhd:

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 3
 4
    entity ripple is
 5
 6
 7
        port (
                  : in std_logic_vector(3 downto 0);
 8
                 : in std_logic_vector(3 downto 0);
 9
            Cin : in std_logic;
10
                 : out std_logic_vector(3 downto 0);
11
            Cout : out std_logic);
12
13
    end entity ripple;
14
15
    architecture behavior of ripple is
16
17
        component full is
18
            port (
19
                     : in std_logic;
20
                     : in std_logic;
21
                Cin : in std_logic;
22
                S : out std_logic;
23
                Cout : out std_logic);
24
25
        end component full;
26
         -- This signal is for internal connections.
27
        signal C : std_logic_vector(4 downto 0);
28
29
   begin -- architecture behavior
30
31
        -- Connect four components to the internal connections.
32
        -- Notice that Cin is an input and Cout is an output,
33
        -- so that C(0) to C(3) are connected to input pins,
34
35
        -- and C(1) to C(4) are connected to output pins.
36
        qen_full : for i in 0 to 3 generate
            full_i : full
37
                port map (
38
                         => A(i),
39
                         => B(i),
                    в
40
                    Cin => C(i),
41
                         => S(i),
42
                    Cout => C(i + 1));
43
        end generate gen_full;
44
45
        -- Connect the Cin and Cout ports.
46
        -- Notice that C(0) is connected to an input pin in gen_full above,
47
        -- so we need to drive it here.
48
        -- On the other hand, C(4) is connected to an output pin above,
49
        -- so it is already driven, but we can use it to drive Cout.
50
        C(0) <= Cin;
51
52
        Cout <= C(4);
53
54 end architecture behavior;
```

#### ripple\_tb.vhd:

```
1 library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
 3
 4
    entity ripple_tb is
 5
    end entity ripple_tb;
 6
 7
    architecture behavior of ripple_tb is
 8
 9
        component ripple is
10
            port (
11
                   : in std_logic_vector(3 downto 0);
12
                    : in std_logic_vector(3 downto 0);
13
                Cin : in std_logic;
14
                s : out std_logic_vector(3 downto 0);
15
                Cout : out std_logic);
16
        end component ripple;
17
18
        -- inputs
19
        signal A : std_logic_vector(3 downto 0) := "0000";
20
        signal B : std_logic_vector(3 downto 0) := "00000";
21
        signal Cin : std_logic
                                                  := '0';
22
23
        -- outputs
24
        signal S : std_logic_vector(3 downto 0);
25
        signal Cout : std_logic;
26
27
    begin -- architecture behavior
28
29
        -- unit under test
30
        uut : ripple
31
```

```
port map (
32
               A => A,
33
               B => B,
34
               Cin => Cin,
35
               s => s,
36
               Cout => Cout);
37
38
        -- stimulus process
39
        stim_proc : process is
40
        begin -- process stim_proc
41
42
           A <= "00000";
43
           B <= "0000";
44
           Cin <= '0';
4.5
           wait for 100 ns;
46
47
           A <= "0001";
48
           B <= "1111";
49
           Cin <= '0';
50
           wait for 100 ns;
51
52
           A <= "0001";
53
           B <= "0101";
54
           Cin <= '0';
5.5
           wait for 100 ns;
56
57
           A <= "0111";
58
           B <= "1000";
59
           Cin <= '0';
60
           wait for 100 ns;
61
62
```

```
A <= "1000";
63
             B <= "0010";
6.4
             Cin <= '1';
6.5
            wait for 100 ns;
6.6
67
            A <= "0011";
6.8
            B <= "0111";
6.9
            cin <= '0';
70
            wait for 100 ns;
71
72
            A <= "1011";
73
            B <= "0111";
74
            cin <= '0';
7.5
            wait for 100 ns;
7.6
77
            A <= "1011";
7.8
            B <= "0111";
7.9
            Cin <= '1':
8.0
            wait for 100 ns;
81
82
            A <= "1111";
8.3
            B <= "1111";
8.4
            Cin <= '0';
8.5
            wait for 100 ns;
8.6
87
            A <= "1111";
8.8
             B <= "1111";
8.9
            Cin <= '1';
90
            wait for 100 ns;
91
92
9.3
        end process stim_proc;
    end architecture behavior;
94
```

#### full lookahead.vhd:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
5 entity full_lookahead_tb is
6 end entity full_lookahead_tb;
7
   architecture behavior of full_lookahead_tb is
8
9
       component full_lookahead is
10
          port (
11
              A : in std_logic;
12
               B : in std_logic;
13
               Cin : in std_logic;
14
               S : out std_logic;
15
               6 : out std_logic;
16
              P : out std_logic);
17
      end component full_lookahead;
18
19
20
       -- inputs
       signal A : std_logic := '0';
21
        signal B : std_logic := '0';
22
        signal Cin : std_logic := '0';
23
24
        -- outputs
25
       signal S : std_logic;
26
       signal G : std_logic;
27
28
        signal P : std_logic;
29
30 begin -- architecture behavior
31
31
        -- unit under test
32
       uut : full_lookahead
33
         port map (
34
              A => A,
B => B,
35
36
               Cin => Cin,
37
               s => s,
38
               G => G,
39
               P => P);
40
41
        -- stimulus process
42
       stim_proc : process is
43
44
45
           variable u : unsigned(2 downto 0);
46
       begin -- process stim_proc
47
48
           -- include 8 in loop so that the 3 inputs go back to 0
           for i in 0 to 8 loop
49
               -- convert i to a 3-bit vector
50
               u := to_unsigned(i, 3);
5.1
52
              A <= u(2);
53
               B <= u(1);
54
5.5
               Cin <= u(0);
56
               wait for 100 ns;
57
           end loop;
5.8
59
60
       end process stim_proc;
61
62 end architecture behavior;
```

#### full\_lookahead\_tb.vhd:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
5 entity full_lookahead_tb is
 6 end entity full_lookahead_tb;
7
   architecture behavior of full_lookahead_tb is
8
9
        component full_lookahead is
10
           port (
11
              A : in std_logic;
12
               B : in std_logic;
13
               Cin : in std_logic;
14
               s : out std_logic;
15
            6 : out std_logic;
P : out std_logic);
16
17
        end component full_lookahead;
18
19
        -- inputs
20
        signal A : std_logic := '0';
21
        signal B : std_logic := '0';
22
        signal Cin : std_logic := '0';
23
24
        -- outputs
25
        signal S : std_logic;
26
27
        signal 6 : std_logic;
        signal P : std_logic;
28
29
30 begin -- architecture behavior
31
        -- unit under test
32
        uut : full_lookahead
33
           port map (
34
              A => A,
35
               B => B,
36
37
              Cin => Cin,
               s => s,
38
               G
39
               P => P);
40
41
        -- stimulus process
42
43
       stim_proc : process is
44
           variable u : unsigned(2 downto 0);
45
46
       begin -- process stim proc
47
48
            -- include 8 in loop so that the 3 inputs go back to 0 \,
49
           for i in 0 to 8 loop
50
               -- convert i to a 3-bit vector
51
               u := to_unsigned(i, 3);
52
53
               A <= u(2);
54
               B <= u(1);
5.5
               Cin <= u(0);
5.6
57
              wait for 100 ns;
5.8
           end loop;
59
60
61
       end process stim_proc;
62 end architecture behavior;
```

#### lookahead.vhd:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
 4
    entity lookahead is
 5
 6
        port (
 7
                : in std_logic_vector(3 downto 0);
 В
            B : in std_logic_vector(3 downto 0);
 9
           Cin : in std_logic;
10
11
           S : out std_logic_vector(3 downto 0);
            Cout : out std_logic);
12
13
14 end entity lookahead;
15
   architecture behavior of lookahead is
16
17
        constant delay : time := 1 ns;
1.8
19
20
        component full_lookahead is
21
           port (
              A : in std_logic;
22
23
                B : in std_logic;
               Cin : in std_logic;
24
                s : out std_logic;
25
                6 : out std_logic;
26
               P : out std_logic);
27
        end component full_lookahead;
2.8
29
        -- These signals are for internal connections.
30
        signal C : std_logic_vector(4 downto 0);
31
        signal 6 : std_logic_vector(3 downto 0);
32
        signal P : std_logic_vector(3 downto 0);
33
34
35 begin -- architecture behavior
36
        -- Connect four components to the internal connections.
37
        gen_full_lookahead : for i in 0 to 3 generate
3.8
            full_lookahead_i : full_lookahead
3.9
                port map (
40
41
                    A => A(i),
42
                    B => B(i),
                    Cin => C(i),
43
                    s => s(i),
44
                    G
                       => G(i),
4.5
                    P
                       => P(i));
4.6
        end generate gen_full_lookahead;
47
48
        -- Connect the Cin and Cout ports.
49
        C(0) <= Cin;
50
        Cout <= C(4);
51
52
        -- Carry-lookahead logic
53
54
        C(1) <= G(0) or (C(0) and P(0)) after 2 * delay;
        C(2) <= G(1) or (G(0) and P(1)) or (C(0) and P(0) and P(1)) after 2 * delay;
55
        C(3) \le G(2) or (G(1) and P(2)) or (G(0) and P(1) and P(2))
56
                     or (C(0) and P(0) and P(1) and P(2)) after 2 * delay;
57
        C(4) \le G(3) or (G(2) and P(3)) or (G(1) and P(2) and P(3))
58
                     or (G(0) and P(1) and P(2) and P(3))
5.9
                     or (C(0) and P(0) and P(1) and P(2) and P(3)) after 2 * delay;
60
61
62 end architecture behavior;
```

### lookahead\_tb.vhd:

```
library ieee;
 1
    use ieee.std_logic_1164.all;
 2
    use ieee.numeric_std.all;
 3
 4
    entity lookahead_tb is
 5
    end entity lookahead_tb;
 6
 7
    architecture behavior of lookahead_tb is
 В
 9
        component lookahead is
10
            port (
11
                    : in std_logic_vector(3 downto 0);
                A
12
                    : in std_logic_vector(3 downto 0);
13
                 Cin : in std_logic;
14
                    : out std_logic_vector(3 downto 0);
15
16
                 Cout : out std_logic);
        end component lookahead;
17
18
        -- inputs
19
        signal A : std_logic_vector(3 downto 0) := "0000";
20
        signal B : std_logic_vector(3 downto 0) := "0000";
21
        signal Cin : std_logic
                                                   := '0';
22
23
        -- outputs
24
        signal S : std_logic_vector(3 downto 0);
25
26
        signal Cout : std_logic;
27
    begin -- architecture behavior
28
29
        -- unit under test
30
        uut : lookahead
31
```

```
port map (
32
                A => A,
33
                B => B,
34
                Cin => Cin,
35
                S => S,
36
                Cout => Cout);
37
38
        -- stimulus process
39
        stim_proc : process is
40
        begin -- process stim_proc
41
42
            A <= "00000";
43
            B <= "0000";
44
           cin <= '0';
4.5
           wait for 100 ns;
46
47
            A <= "0001";
48
           B <= "11111";
49
           cin <= '0';
50
           wait for 100 ns;
51
52
            A <= "0001";
53
           B <= "0101";
54
           cin <= '0';
5.5
           wait for 100 ns;
56
57
           A <= "0111";
58
           B <= "1000";
59
           Cin <= '0';
60
           wait for 100 ns;
61
62
```

```
A <= "1000";
63
             B <= "0010";
6.4
             Cin <= '1';
6.5
            wait for 100 ns;
6.6
67
            A <= "0011";
6.8
             B <= "0111";
6.9
            cin <= '0';
70
             wait for 100 ns;
71
72
            A <= "1011";
73
            B <= "0111";
74
            cin <= '0';
7.5
            wait for 100 ns;
7.6
77
            A <= "1011";
7.8
            B <= "0111";
7.9
            Cin <= '1':
8.0
            wait for 100 ns;
8.1
82
             A <= "1111";
8.3
             B <= "11111";
8.4
            Cin <= '0';
8.5
            wait for 100 ns;
8.6
87
            A <= "1111";
8.8
             B <= "1111";
8.9
             Cin <= '1';
90
             wait for 100 ns;
91
92
9.3
         end process stim_proc;
    end architecture behavior;
94
```

## **Simulated Behavioral Models:**

### full\_tb.vhd:

| Name           | Value | 0 ns | 100 ns | 200 ns | 300 ns | 400 ns | 500 ns | 600 ns | 700 ns | 800 ns |
|----------------|-------|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Ve a           | 0     |      |        |        |        |        |        |        |        |        |
| Va b<br>Va cin | 0     |      |        |        |        |        |        |        |        |        |
| ∏a cin         | 0     |      |        |        |        |        |        |        |        |        |
| Ūas            | U     | 1    |        |        |        |        |        |        |        |        |
| Vos<br>Vocout  | U     |      |        |        |        |        |        |        |        |        |
| 186            |       |      |        |        |        |        |        |        |        |        |


## ripple\_tb.vhd:

| Name               | Value | 0 ns | 100 ns     | 200 ns | 300 ns | 400 ns | 500 ns | 600 ns | 700 ns | 800 ns | 900 ns |
|--------------------|-------|------|------------|--------|--------|--------|--------|--------|--------|--------|--------|
| ▶ 🎇 a[3:0]         | 0     | 0    | *          |        | 7      | 8      | 3      | 1      | 1      | 15     |        |
| ▶ 🐝 b[3:0]         | 0     | 0    | 15         | 5      | 8      | 2      | X      | 7      |        | 15     |        |
| Ūa cin             | 0     |      |            |        |        |        |        |        |        |        |        |
| ▶ 🌃 s[3:0]         | U     | ( 0  | <b>(</b> 0 | 6      | 15     | 11     | 10     | 2      | 3      | 14     | 15     |
| Un cout            | U     | 1    |            |        |        |        |        |        |        |        |        |
| ▼ K c[4:0]         | U     | 0    | 30         | 2      | 0      | 1      | 14     | 30     | 31     | 30     | 31     |
| Ta [4]             | U     | 1    |            |        |        |        |        |        |        |        |        |
| U <sub>0</sub> [3] | U     |      |            |        |        |        |        |        |        |        |        |
| Va [2]             | U     | 1    |            |        |        |        |        |        |        |        |        |
| Va [1]             | U     |      |            |        |        |        |        |        |        |        |        |
| Ų (o)              | Θ     |      |            |        |        |        |        |        |        |        |        |

### full\_lookahead\_tb.vhd:

| Name             | Value | 0 ns | 100 ns | 200 ns | 300 ns   | 400 ns | 500 ns | 600 ns | 700 ns | 800 ns | 900 ns |
|------------------|-------|------|--------|--------|----------|--------|--------|--------|--------|--------|--------|
| ∏ <sub>e</sub> a | 0     |      |        |        |          |        |        |        |        |        |        |
| 7.0              | 0     |      |        |        |          |        |        |        |        |        |        |
| Ve cin           | 0     |      |        |        |          |        |        |        |        |        |        |
| 7.0              | U     |      |        |        | <u> </u> |        |        |        |        |        |        |
| 7.0              | U     |      |        |        |          |        |        |        |        |        |        |
| 7.0              | U     |      |        |        |          |        |        |        |        |        |        |
| 106              |       |      |        |        |          |        |        |        |        |        |        |

### lookahead\_tb.vhd:



# **Conclusion:**

A carry-ripple adder and a carry-lookahead adder were successfully built, tested and compared.