Computer Logic 1 - Practical 1

Objective:

To use the Xilinx ISE Design Suite to simulate simple combinational circuits.

Tasks:


1) The Xilinx ISE environment was opened on the Linux virtual machine and a new project was created using the menu item File ~> New Project. The project was then called "Project1" and it was set to be stored in a particular location. Then, the following options were chosen (whilst others were left unchanged):

Top-level source type: HDL


Family: Spartan6Device: XC6SLX45TPackage: FGG484


Synthesis tool: XST (VHDL/Verilog)Simulator: Isim (VHDL/Verilog)

Preferred language: VHDL



2) A new source file was then created using the menu item *Project* ~> *New Source*. The new source was of type VHDL Module and 3 input(A, B, C) and another 3 output(F, G, H) ports were assigned as shown.







3) In the architecture body, VHDL code was added to set the inputs to correspond to Truth Table 1. The truth table and code inputted are shown below:

```
architecture Behavioral of VHDLmodule1 is
                          begin
                          F <= (not A and not B and not C)
TABLE 1: TRUTH TABLE.
                                or (not A and B and C)
                                or (A and not B and C);
         C
     B
                 G
                     Η
     0
         0
             1
                     1
                          G <= (not A and not B and C)
                                or (not A and B and not C)
 0
     0
         1
             0
                 1
                     1
                                or (A and not B and not C)
     1
 0
         0
             0
                 1
                     0
                                or (A and B and C);
     1
             1
 0
         1
                 0
                     1
                          H <= (not A and not B and not C)</p>
 1
         0
                     1
     0
             0
                 1
                                or (not A and not B and C)
 1
     0
         1
             1
                 0
                     1
                                or (not A and B and C)
 1
     1
         0
             0
                 0
                     0
                                or (A and not B and not C)
                                or (A and not B and C);
 1
     1
         1
             0
                 1
                     0
                          end Behavioral;
```

- 4) After the VHDL code was entered, functional simulation was performed. This was done by generating a test bench:
 - a) A new file called *tb_Project1* was created from menu item *Project ~> New Source*. The source type was set to *VHDL Test Bench* and the original VHDL file *Project1* was associated with this newly created one.





- b) Parts of the test bench usually used for clock were eliminated as they were irrelevant to this particular design.
- c) The stimulus process was replaced with the following code:

```
a_proc: process
begin
    A <= '0';
    wait for 200 ns;

A <= '1';
    wait for 200 ns;
end process;</pre>
```

d) Other processes were then written to stimulate B and C as shown:

```
b_proc: process
begin
    B <= '0';
    wait for 100 ns;

B <= '1';
    wait for 100 ns;

end process;

c_proc: process
begin
    C <= '0';
    wait for 50 ns;

    C <= '1';
    wait for 50 ns;
end process;
</pre>
```

- 5) The *Simulation* view in the top left panel was then selected, followed by the *Behavioral* simulation. The test bench was then selected and the *Simulate Behavioral Model* option in the process panel was chosen.
- 6) The outputs were checked to correspond to Truth Table 1.
- 7) The test bench file was then modified with some artificial glitches and saved.

```
B <= '0'; to: B <= '0' after 3 ns;
B <= '1'; to: B <= '1' after 3 ns;
C <= '0'; to: C <= '0' after 5 ns;
C <= '1'; to: C <= '1' after 5 ns;
```

- 8) The design was simulated once more.
- 9) In this case, some glitches known as hazards were introduced. There were 2 types:
 - a) Static hazards: Those having the same levels before and after (initial value '1', followed by short '0' and final value is '1' again)



b) Dynamic hazards: Those having different levels before and after (initial value '0', followed by a short '1' and another short '0' and final value is '1')



These hazards were caused by the artificial glitches introduced in step 7.

An example of a static hazard in this Project would be: Outputs *F* and *G* between 100 – 110 ns.

An example of a static hazard in this Project would be: Outputs *F* and *G* between 190 – 210 ns.

Appendix (Code):

VHDL Module (Project1):

```
2 -- Company: UOM
3 -- Engineer: Tris
                    Tristan Oa Galea
 4
 5 -- Create Date: 22:28:58 11/08/2018
 6 -- Design Name: Project 1
 7 -- Module Name: VHDLmodulel - Behavioral
 8 -- Project Name: Project 1
 9 -- Target Devices:
   -- Tool versions:
10
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26
   -- Uncomment the following library declaration if instantiating
27
   -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM. VComponents.all;
31
32 entity VHDLmodule1 is
33 Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
34
             C : in STD_LOGIC;
35
              F : out STD_LOGIC;
36
              G : out STD_LOGIC;
37
              H : out STD_LOGIC);
3.8
39 end VHDLmodule1;
40
41 architecture Behavioral of VHDLmodulel is
42
43 begin
44 F <= (not A and not B and not C)
        or (not A and B and C)
45
46
        or (A and not B and C);
```

```
47
48 G <= (not A and not B and C)
         or (not A and B and not C)
49
50
         or (A and not B and not C)
         or (A and B and C);
51
52
53 H <= (not A and not B and not C)
         or (not A and not B and C)
54
         or (not A and B and C)
55
         or (A and not B and not C)
56
         or (A and not B and C);
57
58 end Behavioral;
```


VHDL Test Bench (tb_Project1):

```
2 -- Company:
   -- Engineer:
 3
 4
    -- Create Date: 22:40:25 11/08/2018
    -- Design Name:
    -- Module Name:
                    /home/ise/Project1/tb_Project1.vhd
 7
    -- Project Name: Project1
    -- Target Device:
 9
    -- Tool versions:
10
    -- Description:
11
12
    -- VHDL Test Bench Created by ISE for module: VHDLmodule1
13
14
15 -- Dependencies:
16
   -- Revision:
17
   -- Revision 0.01 - File Created
18
   -- Additional Comments:
19
20
21 -- Notes:
   -- This testbench has been automatically generated using types std_logic and
22
   -- std_logic_vector for the ports of the unit under test. Xilinx recommends
24 -- that these types always be used for the top-level I/O of a design in order
25 -- to guarantee that the testbench will bind correctly to the post-implementation
26 -- simulation model.
    ______
27
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
   --USE ieee.numeric_std.ALL;
33
34
35 ENTITY tb_Project1 IS
36 END tb_Project1;
37
38 ARCHITECTURE behavior OF tb_Projectl IS
39
        -- Component Declaration for the Unit Under Test (UUT)
40
41
        COMPONENT VHDLmodule1
42
        PORT (
43
            A : IN std_logic;
44
            B : IN std_logic;
45
            C : IN std_logic;
46
            F : OUT std_logic;
47
            G : OUT std_logic;
48
            H : OUT std_logic
49
50
           );
       END COMPONENT;
51
52
       --Inputs
53
       signal A : std_logic := '0';
54
55
       signal B : std_logic := '0';
       signal C : std_logic := '0';
56
```

```
57
58
        --Outputs
        signal F : std_logic;
59
        signal G : std_logic;
60
        signal H : std_logic;
61
        -- No clocks detected in port list. Replace <clock> below with
62
        -- appropriate port name
63
64
     BEGIN
65
66
        -- Instantiate the Unit Under Test (UUT)
67
        uut: VHDLmodulel PORT MAP (
68
                A => A,
69
                B => B,
70
                C => C,
71
                F => F,
72
73
                G => G,
                H => H
74
              );
75
76
77
      a_proc: process
78
        begin
79
           A <= '0';
           wait for 200 ns;
80
81
           A <= '1';
82
           wait for 200 ns;
83
        end process;
84
 85
 86
      b_proc: process
        begin
 87
          B <= '0' after 3 ns;
 88
          wait for 100 ns;
 89
 90
          B <= '1' after 3 ns;
 91
 92
          wait for 100 ns;
 93
        end process;
 94
      c_proc: process
 95
        begin
 96
          C <= '0' after 5 ns;</pre>
 97
          wait for 50 ns;
 98
 99
          c <= '1' after 5 ns;</pre>
100
          wait for 50 ns;
101
        end process;
102
103
104 END;
```

Simulated Behavioral Model:

(With glitches)



Conclusion:

Xilinx ISE Design Suite was successfully used to simulate simple combinational circuits.