

# VHDL Implementation of Direct Digital Synthesis

Tristan Itschner

June 4, 2022

## Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Components</b>	<b>2</b>
2.1	Phase Accumulator . . . . .	2
2.2	Lookup Table . . . . .	2
2.3	Pulse Duration Modulation . . . . .	3
2.4	DDS Wrapper . . . . .	4
2.5	FAQ . . . . .	5
<b>3</b>	<b>Testbench</b>	<b>5</b>

## 1 Introduction




Figure 1: High-Level DDS Block Diagram (PL domain only)

Figure 1 shows the high level diagram of Direct Digital Synthesis.

Direct Digital Synthesis (DDS) is a digital method of periodic signal generation that has almost universally replaced prior analog methods.

## 2 Components

### 2.1 Phase Accumulator

The phase accumulator is nothing more than an adder, that continually adds the input signal to its internal register, which is at the same time the output.

Common values of the registers width are 48 bits.

```
1 library ieee;
2 use ieee.numeric_std.all;
3 use ieee.std_logic_1164.all;
4
5 entity phase_acc is
6     generic (
7         width : natural := 48
8     );
9     port
10         (
11             clk      : in std_logic;
12             rstn      : in std_logic; -- not used, may be used, but not necessarily so
13             sel_phasestep : in std_logic_vector(width - 1 downto 0);
14             ph_o       : out std_logic_vector(width - 1 downto 0)
15         );
16 begin
17 end;
18
19 architecture a_phase_acc of phase_acc is
20     signal step : unsigned(sel_phasestep'range);
21     signal phase : unsigned(ph_o'range) := (others => '0');
22 begin
23     step <= unsigned(sel_phasestep);
24     ph_o <= std_logic_vector(phase);
25     phase <= phase + step when rising_edge(clk);
26
27 end;
```

../phase\_acc.vhd

### 2.2 Lookup Table

The lookup table converts the “time value” that is provided by the phase accumulator into the corresponding signal value.

It is a block ram with usually one cycle of delay.

This block always runs at the same clock as the phase accumulator.

Usually only the MSBs of the input signal are relevant. This is due to the cost of a large block ram. Still, the additional bits in the phase accumulator provide better time resolution. They may also be used for interpolation methods, to increase the signal resolution.

Common values are 16 bits, which is the likewise the limit for audio perception.

```
1 library ieee;
2 use ieee.numeric_std.all;
3 use ieee.std_logic_1164.all;
4
5 use ieee.math_real.all;
6
7 entity lookup_table is
8     generic (
```

```

9         input_width  : natural := 48;
10        output_width : natural := 8
11    );
12    port (
13        clk      : in  std_logic;
14        phase    : in  std_logic_vector(input_width - 1 downto 0);
15        sig_o    : out std_logic_vector(output_width - 1 downto 0)
16    );
17 end;
18
19 architecture a_lookup_table of lookup_table is
20     type rom is array (integer range <>) of signed(output_width - 1 downto 0);
21
22     impure function fillrom return rom is
23         variable t : rom(2**input_width - 1 downto 0);
24     begin
25         for i in t'range loop
26             --t(i) := to_unsigned(natural((((real(max_phase)/2.0) -
27             1.0))*sin(MATH_2_PI*real(i)/real(max_phase)))
28             --+ (real(max_phase)/2.0 - 1.0)),t(i)'length);
29             t(i) := to_signed(integer((((real(2**output_width)/2.0) -
30             1.0))*sin(MATH_PI*real(i)/real(2**output_width))), t(i)'length);
31         end loop;
32         return t;
33     end function;
34
35     constant table : rom(2**input_width - 1 downto 0) := fillrom;
36     attribute ram_style : string;
37     attribute ram_style of table : constant is "block";
38 begin
39     sig_o <= std_logic_vector(table(to_integer(unsigned(phase)))) when
40         rising_edge(clk);
41 end;

```

../lookup\_table.vhd

## 2.3 Pulse Duration Modulation

Pulse Duration Modulation is a method of converting a digital signal into an analog signal. It is similar to delta signal modulation (if not identical). The PDM block is only one part, on the other end there must be an analogy reconstruction filter.

The PDM utilizes a counter that is increased by one every cycle and has a width that must be identical to the input signal resolution. The output signal is merely 1 bit, and it is 1 if the signal value is above the counter value, else it's 0.

The PDM block may run at a faster frequency than the input signal. This allows for a better signal reconstruction, as the edge frequency of the analog reconstruction filter may be chosen higher. Also a slower frequency on the block ram side allows for a larger block ram.

```

1 library ieee;
2 use ieee.numeric_std.all;
3 use ieee.std_logic_1164.all;
4
5 entity pdm is
6     generic (
7         width : natural := 8

```

```

8      );
9      port (
10         clk : in  std_logic;
11         rst  : in  std_logic;
12         x    : in  std_logic_vector(width - 1 downto 0);
13         y    : out std_logic
14         -- other ports
15      );
16 end;
17
18 architecture a_pdm of pdm is
19     signal counter : signed(x'range);
20 begin
21
22     y <= '1' when signed(x) > counter else '0';
23
24     process (all) is
25     begin
26         if rising_edge(clk) then
27             counter <= counter + "01"; -- vhdl is very stupid...
28             if rst then
29                 counter <= (others => '0');
30             end if;
31         end if;
32     end process;
33
34
35 end;

```

../pdm.vhd

## 2.4 DDS Wrapper

```

1 library ieee;
2 use ieee.numeric_std.all;
3 use ieee.std_logic_1164.all;
4
5 entity dds is
6     generic (
7         acc_width      : natural := 8;
8         sig_width      : natural := 8;
9         log_clock_divider : natural := 8
10    );
11    port (
12        clk      : in  std_logic;
13        rst      : in  std_logic;
14        sel_phasestep : in  std_logic_vector(acc_width - 1 downto 0);
15        y        : out std_logic
16    );
17 end;
18
19 architecture a_dds of dds is
20     signal ph      : std_logic_vector (acc_width - 1 downto 0);
21     signal sig     : std_logic_vector (sig_width - 1 downto 0);
22     signal clk_div : unsigned          (log_clock_divider - 1 downto 0);
23     signal clk_2   : std_logic;
24 begin
25
26     process (all) is

```

```

27 begin
28     if rising_edge(clk) then
29         clk_div <= clk_div + "1";
30         if rst then
31             clk_div <= (others => '0');
32         end if;
33     end if;
34 end process;
35 clk_2 <= not clk_div(clk_div'high);
36
37 phase_acc_inst: entity work.phase_acc
38 generic map (
39     width      => acc_width
40 )
41 port map (
42     clk         => clk_2,
43     rstn        => not rst,
44     sel_phasestep => sel_phasestep,
45     ph_o        => ph
46 );
47
48 lookup_table_inst : entity work.lookup_table
49 generic map (
50     input_width  => acc_width,
51     output_width => sig_width
52 )
53 port map (
54     clk    => clk_2,
55     phase  => ph,
56     sig_o  => sig
57 );
58
59
60 pdm_inst : entity work.pdm
61 generic map (
62     width => sig_width
63 )
64 port map (
65     clk => clk,
66     rst => rst,
67     x  => sig,
68     y  => y
69 );
70
71 end;

```

../dds.vhd

## 2.5 FAQ

- Why is the phase accumulator's register width greater than the lookup table?

## 3 Testbench