VHDL Implementation of Direct Digital Synthesis

Tristan Itschner

June 4, 2022

Contents

1	Introduction	1
2	Components	2
	2.1 Phase Accumulator	. 2
	2.2 Lookup Table	. 2
	2.3 Pulse Duration Modulation	. 3
	2.4 DDS Wrapper	. 4
	2.5 FAQ	. 5
3	Testbench	5

1 Introduction




Figure 1: High-Level DDS Block Diagram (PL domain only)

Figure 1 shows the high level diagram of Direct Digital Synthesis.

Direct Digital Synthesis (DDS) is a digital method of periodic signal generation that has almost universally replaced prior analog methods.

2 Components

2.1 Phase Accumulator

The phase accumulator is nothing more than an adder, that continually adds the input signal to its internal register, which is at the same time the output.

Common values of the registers width are 48 bits.

```
1 library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
5 entity phase_acc is
    generic (
               width : natural := 48
    port
                          (
9
10
           clk : in std_logic;
           rstn : in std_logic; -- not used, may be used, but not necessarily so
11
           sel_phasestep : in std_logic_vector(width - 1 downto 0);
12
                         : out std_logic_vector(width - 1 downto 0)
14
15 begin
16 end;
18 architecture a_phase_acc of phase_acc is
  signal step : unsigned(sel_phasestep'range);
19
20
    signal phase : unsigned(ph_o'range) := (others => '0');
21 begin
    step <= unsigned(sel_phasestep);</pre>
23
    ph_o <= std_logic_vector(phase);</pre>
24
    phase <= phase + step when rising_edge(clk);</pre>
26
27 end;
```

../phase_acc.vhd

2.2 Lookup Table

The lookup table converts the "time value" that is provided by the phase accumulator into the corresponding signal value.

It is a block ram with usually one cycle of delay.

This block always runs at the same clock as the phase accumulator.

Usually only the MSbs of the input signal are relevant. This is due to the cost of a large block ram. Still, the additional bits in the phase accumulator provide better time resolution. They may also be used for interpolation methods, to increase the signal resolution.

Common values are 16 bits, which is the likewise the limit for audio perception.

```
library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;

use ieee.math_real.all;

entity lookup_table is
generic (
```

```
input_width : natural := 48;
               output_width : natural := 8
10
11
    port (
                  : in std_logic;
13
            phase : in std_logic_vector(input_width - 1 downto 0);
14
           sig_o : out std_logic_vector(output_width - 1 downto 0)
15
         );
16
17
  end:
18
  architecture a_lookup_table of lookup_table is
19
    type rom is array (integer range <>) of signed(output_width - 1 downto 0);
20
21
    impure function fillrom return rom is
22
      variable t : rom(2**input_width - 1 downto 0);
23
24
    begin
25
      for i in t'range loop
        --t(i) := to_unsigned(natural((((real(max_phase)/2.0) -
26
      1.0))*sin(MATH_2_PI*real(i)/real(max_phase))
         --+ (real(max_phase)/2.0 - 1.0)),t(i)'length);
27
        t(i) := to_signed(integer((((real(2**output_width)/2.0) -
28
      1.0))*sin(MATH_PI*real(i)/real(2*2**output_width))), t(i)'length);
29
      end loop;
      return t;
30
    end function;
31
32
    constant table : rom(2**input_width - 1 downto 0) := fillrom;
34
    attribute ram_style : string;
    attribute ram_style of table : constant is "block";
35
36 begin
37
    sig_o <= std_logic_vector(table(to_integer(unsigned(phase)))) when</pre>
      rising_edge(clk);
39
40 end;
```

../lookup_table.vhd

2.3 Pulse Duration Modulation

Pulse Duration Modulation is a method of converting a digital signal into an analog signal. It is similar to delta signal modulation (if not identical). The PDM block is only one part, on the other end there must by an analogy reconstruction filter.

The PDM utilizes a counter that is increased by one every cycle and has a width that must be identical to the input signal resolution. The output signal is merely 1 bit, and it is 1 if the signal value is above the counter value, else it's 0.

The PDM block may run at a faster frequency than the input signal. This allows for a better signal reconstruction, as the edge frequency of the analog recontruction filter may be choosen higher. Also a slower frequency on the block ram side allows for a larger block ram.

```
port (
9
10
            clk : in std_logic;
           rst : in std_logic;
x : in std_logic_vector(width - 1 downto 0);
y : out std_logic
11
12
13
          -- other ports
14
          );
15
16 end;
18 architecture a_pdm of pdm is
signal counter : signed(x'range);
20 begin
21
    y <= '1' when signed(x) > counter else '0';
22
23
24
    process (all) is
25
    begin
     if rising_edge(clk) then
26
         counter <= counter + "01"; -- vhdl is very stupid...</pre>
27
        if rst then
28
          counter <= (others => '0');
29
        end if;
30
31
     end if;
32
    end process;
33
35 end;
```

../pdm.vhd

2.4 DDS Wrapper

```
1 library ieee;
use ieee.numeric_std.all;
3 use ieee.std_logic_1164.all;
5 entity dds is
6 generic (
                acc_width
                                   : natural := 8;
               acc_width : natural := 8;
sig_width : natural := 8;
               log_clock_divider : natural := 8
9
10
    port (
11
                           : in std_logic;
12
            clk
            clk : in std_logic;
rst : in std_logic;
13
14
            sel_phasestep : in std_logic_vector(acc_width - 1 downto 0);
                           : out std_logic
15
16
17 end;
18
19 architecture a_dds of dds is
                  : std_logic_vector (acc_width - 1 downto 0);
: std_logic_vector (sig_width - 1 downto 0);
20 signal ph
    signal sig
21
    signal clk_div : unsigned
                                          (log_clock_divider - 1 downto 0);
   signal clk_2 : std_logic;
23
24 begin
25
process (all) is
```

```
begin
     if rising_edge(clk) then
28
       clk_div <= clk_div + "1";
        if rst then
30
          clk_div <= (others => '0');
31
32
        end if;
     end if;
33
34
    end process;
    clk_2 <= not clk_div(clk_div'high);</pre>
35
    phase_acc_inst: entity work.phase_acc
37
    generic map (
38
                   width
                            => acc_width
39
40
41
    port map (
                              => clk_2,
                clk
42
43
                rstn
                             => not rst,
                sel_phasestep => sel_phasestep,
44
               ph_o
45
46
47
    lookup_table_inst : entity work.lookup_table
48
49
    generic map (
50
                   input_width => acc_width,
51
                   output_width => sig_width
52
53
    port map (
                clk => clk_2,
54
                phase => ph,
55
                sig_o => sig
56
57
58
59
    pdm_inst : entity work.pdm
60
    generic map (
61
                   width => sig_width
62
                 )
63
    port map (
64
65
                clk => clk,
                rst => rst,
66
                x => sig,
67
                    => y
68
                У
              );
69
70
71 end;
```

../dds.vhd

2.5 FAQ

• Why is the phase accumulator's register width greater than the lookup table?

3 Testbench