DECEMBER 1972-REVISED MARCH 1988

description

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74 devices are characterized for operation from 0°C to 70°C.

SN54198 and SN74198

These bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87

SN54198 . . . J OR W PACKAGE **SN74198...N PACKAGE** (TOP VIEW) J24 VCC SO SR SER 12 23 S1 A []3 22 SL SER 21 H QA **∏**5 20 D OH В 19 G α_{B} 18∏ Q_G C [8 17 F QС 16 D QF □10 15 E Qρ CLK 14 □ Q_E GND ∏12 13 CLR

equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit Clock (Do nothing)
Shift Right (In the direction Q_A toward Q_H)
Shift Left (In the direction Q_H toward Q_A)
Parallel (Broadside) Load

Synchronous parallel loading is accomplished by applying the eight bits of data and taking both mode control inputs, SO and S1, high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

'198 FUNCTION TABLE

	INPUTS								OUTPUTS					
01.500	МС	DE	O) COK	SE	RIAL	PARALLEL	_	_	_					
CLEAR	S ₁	S ₀	CLOCK	LEFT	RIGHT	АН	Q _A	α _B	цG	ФH				
L	Х	Х	X	×	×	X	L	L	L	L				
Н	х	Х	L	×	X	х	QAO	QB0	a_{G0}	α_{H0}				
Н	Н	Н	,	×	×	ah	a	ь	9	h				
н	L	Н	f	×	н	x	H	۵ _{An}	α_{Fn}	QGn				
н	L	Н	T	х	L	x	L	Q_{An}	α_{Fn}	Q_{Gn}				
н	н	Ļ	t	н	X	X	Qgn	Q_{Cn}	Q_{Hn}	Н				
Н	Н	L	†	L	x	×	QBn	α_{Cn}	α_{Hn}	L				
н	L	L	×	х	х	x	a_{A0}	QB0	a_{G0}	σ_{H0}				

H = high level (steady state), L = low level (steady state)

QAn, QBn, etc. = the level of QA, QB, etc., respectively, before the most-recent ↑ transition of the clock.





X = irrelevant (any input, including transitions)

^{† =} transition from low to high level

a...h = the level of steady-state input at inputs A thru H, respectively.

 Q_{A0} , Q_{B0} , Q_{G0} , Q_{H0} = the level of Q_{A} , Q_{B} , Q_{G} , or Q_{H} , respectively, before the indicated steady-state input conditions were established.

SN54198, SN54199 SN74198, SN74199 8-BIT SHIFT REGISTERS

SN54199 and SN74199

These registers feature parallel inputs, parallel outputs, $J \cdot \overline{K}$ serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

Inhibit Clock (Do nothing)
Shift (In the direction Q_A toward Q_H)
Parallel (Broadside) Load

Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

SN74	199	. N PAC	KAGE
	(TOP	VIEW)	
ĸ		U 24]	Vcc
J	□ 2	23	SH/LD
Α	□ 3	22	Н
Q_{A}	□ 4	21	ΦH
В	∏5	20 🔲	G
αB	<u>∏</u> 6	19[]	α_{G}
С	Пı	18	F
σC	□ 8	17	Q_{F}
D	<u> </u>	16	E
α_{D}	□10	15	σ_{E}
CLK INH		14	CLR
GND		13	CLK

SN54199 . . . J OR W PACKAGE

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J- \overline{K} inputs. See the function table for levels required to enter serial data into the first flip-flop.


Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.


These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

'199 FUNCTION TABLE

	INPUTS									OUTPUTS				
CLEAR	SHIFT/	CLOCK	СГОСК	SEF	IAL	PARALLEL			_					
CLEAR	LOAD	INHIBIT	CLUCK	J	ĸ	AH	QA	αB	α _C	он				
L	×	x	×	Х	Х	×	L	L	L	٦				
Н	х	L	L	х	х	х	Q _{A0}	α _{B0}	σ^{C0}	a_{H0}				
Н	L	L	t	х	X	ah	а	b	С	h				
н	н	L	i	L	Н	×	QAO	a_{A0}	σ_{Bn}	a_{Gn}				
Н	н	L	!	L	L	X	L	\mathbf{q}_{An}	σ_{Bn}	QGn				
Н	Н	L	1	н	H	x	н	α_{An}	α_{Bn}	α_{Gn}				
н	н	L	t	н	L	x	QAn	\mathbf{q}_{An}	o_{Bn}	a_{Gn}				
Н	Х	. н	t	Х	х	X	Q_{AO}	a_{B0}	σ_{B0}	QH0				

schematics of inputs and outputs






logic symbol† logic diagram (positive logic) CLOCK (11) SRG8 CLR (13) SO (1) SHIFT RIGHT S1 (23) SERIAL INPUT (2) CLK (11) S1 (23) SR SER (2) (3) 1,4D (4) - QA A (3) 3,4D B (5) (6) _ QB 3,4D c (7) (8) - Qc (10) a_D D (9) E (15) (14) _ QE (16) QF в __{5) F (17) (18) O_G G (19) H (21) (6) OB (20) QH 3,4D SL SER (22) C (7) [†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. (8) QC D - (9) (10) QD E (15) (14) QE e (17) (16) QF G (19) (18) a_G H (21) (22) SHIFT LEFT SERIAL INPUT CLEAR (13) (20) OH


logic symbol[†]

SRG8 CLR (14) SH/LD (23) M1 (SHIFT) M2 [LOAD] CLK INH (11) CLK (13) (2) $(1)_{r}$ (4) _ QA 1,3K (3) 2,3D (6) (5) ΩB 2,3D (8) (7) o_{c} (10) (9) . α_D (15) (16) QE. (17) (18)ΩF (20) (19)QG (21) (22)_ он

logic diagram (positive logic)




[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.





SN54199, SN74199

typical clear, shift, load, and inhibit sequences



SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			-				 		,		7 V
Input voltage			-			-	 				5.5 V
Operating free-air temperature range: SN54' Circuit	ts .						 				–55°C to 125°C
SN74' Circui	ts .				_		 				. 0°C to 70°C
Storage temperature range							 				–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54198 SN54199				SN74198 SN74199			
	MIN	MOM	MAX	MIN	NOM	MAX	1	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH		-	-800			-800	μА	
Low-level output current, IOL			16			16	mA	
Clock frequency, f _{clock}	0	**********	25	0		25	MHz	
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns	
Mode-control setup time, t _{SU}	30			30			пѕ	
Data setup time, t _{su} (see Figure 1)	20			20			ns	
Hold time at any input, th (see Figure 1)	0			0			ns	
Operating free-air temperature, TA	-55		125	0		70	C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			:	SN5419	8	:	UNIT		
		TEST CONDITIONS†	4	SN5419	9				
			MIN	TYP#	MAX	MIN	TYPİ	MAX	1
v_{iH}	High-level input voltage		2	•		2			V
VIL	Low-level input voltage		ŀ		0.8			0.8	V
Vik	Input clamp voltage	V _{CC} = MIN, I ₁ = -12 mA	1		-1.5			-1.5	V
νон	High-level output voltage	V _{CC} = MIN, V _H = 2 V,	2.4	2.4 3.4		2,4	3.4		V
		$V_{1L} = 0.8 \text{ V}, I_{OH} = -800 \mu\text{A}$					•		
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,		0.2	0.4		0.2	0.4	V
		V _{IL} = 0.8 V, I _{OL} = 16 mA	1	0,1	0		0.2	0,4]
1 ₁	Input current at maximum input voltage	VCC = MAX, VI = 5.5 V			1			1	mA
ΙΙΗ	High-level input current	VCC = MAX, V1 = 2,4 V			40			40	μΑ
ΊL	Low-level input current	V _{CC} = MAX, V ₁ = 0.4 V			-1.6			-1.6	mA
ios	Short-circuit output current \$	V _{CC} = MAX	-20		-57	-18	-	-57	mA
Icc	Supply current	VCC = MAX. See Table Below		90	127		90	127	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

TEST CONDITIONS FOR ICC (ALL OUTPUTS ARE OPEN)

TYPE	APPLY 4.5 V	FIRST GROUND, THEN APPLY 4.5 V	GROUND
SN54198, SN74198	Serial Input, So. S1	Clock	Clear, Inputs A thru H
SN54199, SN74199	J, K, Inputs A thru H	Clock	Clock inhibit, Clear, Shift/Load



[‡] All typical values are at V_{CC} = 5 V, T_{A} = 25°C

 $[\]S$ Not more than one output should be shorted at a time.

SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

switching characteristics, V_{CC} = 5 V, T_A = 25°C

_	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum clock frequency		25	35		MHz
*=:	Propagation delay time, high-to-					
^t PHL	law-level output from clear	0 15 5 5 100 0		23	35	ns
**	Propagation delay time, high-to-	$C_L = 15 pF$, $R_L = 400 \Omega$,	-			_
tPH L	low-level output from clock	See Figure 1		20	30	ns
	Propagation delay time, low-to-					
¹PLH	high-level output from clock			17	26	ns


PARAMETER MEASUREMENT INFORMATION

SN54198, SN74198 TEST TABLE FOR SYNCHRONOUS INPUTS


SN54199, SN74199 TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT FOR TEST	S1 S0		OUTPUT TESTED (SEE NOTE E)
А	4.5 V	4.5 V	Ω _A at t _{n+1}
В	4.5 V	4.5 V	Ogatt _{n+1}
С	4.5 V	4.5 V	Q _C at t _{n+1}
D	4.5 V	4.5 V	Q _D at t _{n+1}
E	4.5 V	4.5 V	QE at t _{n+1}
F	4.5 V	4.5 V	QF at t _{n+1}
G	4.5 V	4.5 V	QG at tn+1
н	4.5 V	4.5 V	Q _H at t _{n+1}
L Serial Input	4.5 V	0 V	QA at tn+8
R Serial Input	οv	4.5 V	QH at tn+8

DATA INPUT FOR TEST	SHIFT/LOAD	OUTPUT TESTED (SEE NOTE E)					
A	DV	Ω _A at t _{n+1}					
В	0 V	QB at tn+1					
С	0 V	QC at tn+1					
D	0 V	QD at tn+1					
E	0 V	Qε at t _{n+1}					
F	0 V	OF at tn+1					
G	0 V	QG at tn+1					
Н	0 V	QH at tn+1					
Jand K	4.5 V	Ω _H at t _{n+8}					



LOAD FOR OUTPUT UNDER TEST



VOLTAGE WAVEFORMS

- NOTES: A. The clock pulse has the following characteristics: tw(clock) = 20 ns and PRR = 1 MHz. The clear pulse has the following characteristics: tw(clear) = 20 ns and thold = 0 ns. When testing t_{max}, vary the clock PRR.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064.
 - D. A clear pulse is applied prior to each test.
 - E. Propagation delay times (tp_H and tpHL) are measured at tn+1. Proper shifting of data is verified at tn+8 with a functional test.
 - F. t_0 = bit time before clocking transition
 - t_{n+1} = bit time after one clocking transition
 - t_{n 18} bit time after eight clocking transitions

FIGURE 1