


DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC DIAGRAM (Each Flip-Flop)



MODE SELECT — TRUTH TABLE

OPERATING MODE		NPUTS	OUTPUTS		
OPERATING WIDDE	S _D	٦	K	Q	Q
Set	L	Χ	Χ	Ħ	L
Toggle	Н	h	h	q	q
Load "0" (Reset)	Н	- 1	h	L	Н
Load "1" (Set)	Н	h	I	Н	L
Hold	Н	I	I	q	q

H, h = HIGH Voltage Level

L, I = LOW Voltage Level


X = Don't Care


I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

SN54/74LS113A

DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY





SN54/74LS113A

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
March 1 ONAL Valence		54			0.7	V	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs	All Inputs	
٧ıK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA		
Vari	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or V_{IL} per Truth Table		
VOH	Output Filori Voltage	74	2.7	3.5		V			
V Outrot LOW Vallage	54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}		
VOL	Output LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table	
1	lancet HIGH Commant	J, K Set Clock			20 60 80	μА	V _{CC} = MAX, V _{IN} = 2.7 V		
lін	Input HIGH Current	J, K Set Clock			0.1 0.3 0.4	mA	V _{CC} = MAX, V _{IN} = 7.0 V		
I _{ΙL}	Input LOW Current	J, K Set, Clock			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
los	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX		
Icc	Power Supply Current				6.0	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	45		MHz		
tPLH	Propagation Delay, Clock		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
^t PHL	Set to Output		15	20	ns	o <u>C</u> .op.	

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _W	Clock Pulse Width High	20			ns	
t _W	Set Pulse Width	25			ns	V 5 0 V
t _S	Setup Time	20			ns	V _{CC} = 5.0 V
th	Hold Time	0			ns	