January 2008

# 74AC299, 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24mA
- ACT299 has TTL-compatible inputs


#### **General Description**

The AC/ACT299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $\mathbf{Q}_0$ ,  $\mathbf{Q}_7$  to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.


#### **Ordering Information**

Order Number	Package Number	Deckers Decemention
Order Number	Number	Package Description
74AC299SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC299SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC299MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC299PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT299SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT299MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT299PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



#### **Connection Diagram**



### **Pin Description**

Pin Names	Description
СР	Clock Pulse Input
DS <sub>0</sub>	Serial Data Input for Right Shift
DS <sub>7</sub>	Serial Data Input for Left Shift
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs
MR	Asynchronous Master Reset
$\overline{\text{OE}}_1$ , $\overline{\text{OE}}_2$	3-STATE Output Enable Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Parallel Data Inputs or 3-STATE Parallel Outputs
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs


# **Functional Description**


The AC/ACT299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$ , as shown in the Truth Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on  $\overline{\text{MR}}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either  $\overline{OE}_1$  or  $\overline{OE}_2$  disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both S<sub>0</sub> and S<sub>1</sub> in preparation for a parallel load operation.

#### **Logic Symbols**





#### **Truth Table**

	Inp	uts		Response
MR	S <sub>1</sub>	S <sub>0</sub>	СР	
L	Х	Х	Х	Asynchronous Reset; Q <sub>0</sub> –Q <sub>7</sub> = LOW
Н	Н	Н	~	Parallel Load; $I/O_n \rightarrow Q_n$
Н	L	Н	~	Shift Right; $DS_0 \rightarrow Q_0,  Q_0 \rightarrow Q_1,  \text{etc.}$
Н	Н	L	~	Shift Left, $ DS_7 \to Q_7,  Q_7 \to Q_6,  etc. $
Н	L	L	Х	Hold


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Transition

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_I = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5$	+20mA
V <sub>I</sub>	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Io	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	-65°C to +150°C
TJ	Junction Temperature	140°C

#### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage (unless otherwise specified)	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
V <sub>O</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	-40°C to +85°C
ΔV / Δt	Minimum Input Edge Rate, AC Devices:	125mV/ns
	V <sub>IN</sub> from 30% to 70% of V <sub>CC</sub> , V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	9/4
ΔV / Δt	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	V <sub>IN</sub> from 0.8V to 2.0V, V <sub>CC</sub> @ 4.5V, 5.5V	

#### **DC Electrical Characteristics for AC**

				<b>T</b> <sub>A</sub> = -	⊦25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	3.0	$V_{OUT} = 0.1V$ or	1.5	2.1	2.1	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	
		5.5		2.75	3.85	3.85	
V <sub>IL</sub>	Maximum LOW Level	3.0	$V_{OUT} = 0.1V$ or	1.5	0.9	0.9	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
V <sub>OH</sub>	Minimum HIGH Level	3.0	I <sub>OUT</sub> = –50μA	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -12\text{mA}$		2.56	2.46	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}$		3.86	3.76	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	3.0	I <sub>OUT</sub> = 50μA	0.002	0.1	0.1	V
A	Output Voltage	4.5		0.001	0.1	0.1	
		5.5		0.001	0.1	0.1	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 12\text{mA}$		0.36	0.44	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}$		0.36	0.44	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}^{(1)}$		0.36	0.44	
I <sub>IN</sub> <sup>(2)</sup>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(3)</sup>	5.5	$V_{OHD} = 3.85V$ Min.			<b>-</b> 75	mA
I <sub>CC</sub> <sup>(2)</sup>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μА
I <sub>OZT</sub>	Maximum I/O Leakage Current	5.5	$\begin{aligned} &V_{I}\left(OE\right)=V_{IL},V_{IH};\\ &V_{I}=V_{CC},GND;\\ &V_{O}=V_{CC},GND \end{aligned}$		±0.3	±3.0	μА

#### Notes:

- 1. All outputs loaded; thresholds on input associated with output under test.
- 2.  $I_{\text{IN}}$  and  $I_{\text{CC}}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\text{CC}}$ .
- 3. Maximum test duration 2.0ms, one output loaded at a time.

#### **DC Electrical Characteristics for ACT**

					-25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$ or	1.5	2.0	2.0	V
	Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW	4.5	$V_{OUT} = 0.1V$ or	1.5	0.8	0.8	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
$V_{OH}$	Minimum HIGH Level	4.5	$I_{OUT} = -50\mu A$	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}$	0.0001	3.86	3.76	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}^{(4)}$		4.86	4.76	
$V_{OL}$	Maximum LOW Level Output Voltage	4.5	I <sub>OUT</sub> = 50μA	0.001	0.1	0.1	V
		5.5		0.001	0.1	0.1	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}$		0.36	0.44	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}^{(4)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_I = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	$V_{OLD} = 1.65V Max.$			75	mA
$I_{OHD}$	Output Current <sup>(5)</sup>	5.5	$V_{OHD} = 3.85V Min.$			<b>–75</b>	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA
l <sub>OZT</sub>	Maximum I/O Leakage Current	5.5	$\begin{aligned} &V_{I}\left(OE\right)=V_{IL},V_{IH};\\ &V_{I}=V_{CC},GND;\\ &V_{O}=V_{CC},GND \end{aligned}$		±0.3	±3.0	μA

#### Notes:

- 4. All outputs loaded; thresholds on input associated with output under test.
- 5. Maximum test duration 2.0ms, one output loaded at a time.

## **AC Electrical Characteristics for AC**

				= +25° L = 50p		T <sub>A</sub> = -40°C C <sub>L</sub> =		
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(6)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Input Frequency	3.3	90	124		80		MHz
		5.0	130	173		105		
t <sub>PLH</sub>	Propagation Delay, CP to Q <sub>0</sub> or Q <sub>7</sub>	3.3	8.5	14.0	20.5	7.0	22.0	ns
	(Shift Left or Right)	5.0	5.5	9.5	14.0	4.5	15.0	
t <sub>PHL</sub>	Propagation Delay, CP to Q <sub>0</sub> or Q <sub>7</sub>	3.3	8.5	14.5	21.5	7.0	23.0	ns
	(Shift Left or Right)	5.0	5.5	10.0	14.5	5.0	16.0	
t <sub>PLH</sub>	Propagation Delay, CP to I/O <sub>n</sub>	3.3	9.0	14.5	20.5	7.5	22.5	ns
		5.0	6.0	10.0	14.5	5.0	16.0	
t <sub>PHL</sub>	Propagation Delay, CP to I/O <sub>n</sub>	3.3	10.0	16.0	23.0	8.5	24.5	ns
		5.0	6.5	11.0	16.0	6.0	17.5	
t <sub>PHL</sub>	Propagation Delay, $\overline{MR}$ to $Q_0$ or $Q_7$	3.3	9.0	15.5	22.5	7.5	25.0	ns
		5.0	5.5	10.5	15.5	5.0	17.0	
t <sub>PHL</sub>	Propagation Delay, MR to I/O <sub>n</sub>	3.3	9.0	15.0	21.5	7.5	24.0	ns
		5.0	5.5	10.0	15.0	5.0	16.5	
t <sub>PZH</sub>	Output Enable Time, OE to I/On	3.3	7.0	12.0	18.0	6.0	19.5	ns
A		5.0	4.5	8.5	12.5	4.0	13.5	
t <sub>PZL</sub>	Output Enable Time, OE to I/On	3.3	7.0	12.5	18.0	6.0	20.5	ns
11		5.0	5.0	8.0	12.5	4.0	14.0	
t <sub>PHZ</sub>	Output Disable Time, OE to I/On	3.3	6.5	13.0	18.5	5.5	19.5	ns
		5.0	3.5	9.5	14.0	3.0	15.0	
t <sub>PLZ</sub>	Output Disable Time, OE to I/O <sub>n</sub>	3.3	5.5	11.5	17.0	4.5	19.0	ns
		5.0	3.5	8.0	12.5	2.0	13.5	

#### Note:

6. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

# **AC Operating Requirements for AC**

	$\label{eq:TA} \text{ymbol} \qquad \begin{array}{c c} & T_A = +25^\circ \text{C}, \\ C_L = 50 \text{pF} \end{array}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $C_L = 50\text{pF}$			
Symbol			Тур.	Gua	aranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW,	3.3	3.0	8.0	8.5	ns
	S <sub>0</sub> or S <sub>1</sub> to CP	5.0	2.0	5.0	5.5	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-3.0	0.5	0.5	ns
	S <sub>0</sub> or S <sub>1</sub> to CP	5.0	-1.5	1.0	1.0	
t <sub>S</sub>	Setup Time, HIGH or LOW,	3.3	2.0	5.5	6.0	ns
	I/O <sub>n</sub> to CP	5.0	1.0	3.5	4.0	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-2.0	0	0	ns
	I/O <sub>n</sub> to CP	5.0	-1.0	1.0	1.0	
t <sub>S</sub>	Setup Time, HIGH or LOW,	3.3	2.5	6.5	7.0	ns
	DS <sub>0</sub> or DS <sub>7</sub> to CP	5.0	1.5	4.0	4.5	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-2.0	0	0.5	ns
	DS <sub>0</sub> or DS <sub>7</sub> to CP	5.0	-1.0	1.0	1.0	
t <sub>W</sub>	CP Pulse Width, LOW	3.3	3.5	4.5	5.0	ns
		5.0	2.0	3.5	3.5	
t <sub>W</sub>	MR Pulse Width, LOW	3.3	4.0	4.5	5.0	ns
		5.0	2.0	3.5	3.5	
t <sub>REC</sub>	Recovery Time, MR to CP	3.3	0	1.5	1.5	ns
		5.0	0.5	1.5	1.5	

#### Note:

7. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

#### **AC Electrical Characteristics for ACT**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $C_L = 50\text{pF}$			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(8)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Input Frequency	5.0	120	170		110		MHz
t <sub>PLH</sub>	Propagation Delay, CP to Q <sub>0</sub> or Q <sub>7</sub> (Shift Left or Right)	5.0	4.0	8.5	12.5	3.0	14.0	ns
t <sub>PHL</sub>	Propagation Delay, CP to $Q_0$ or $Q_7$ (Shift Left or Right)	5.0	4.0	9.0	13.5	3.5	15.0	ns
t <sub>PLH</sub>	Propagation Delay, CP to I/O <sub>n</sub>	5.0	4.5	8.5	12.5	4.5	13.5	ns
t <sub>PHL</sub>	Propagation Delay, CP to I/O <sub>n</sub>	5.0	5.0	9.5	15.0	4.5	16.5	ns
t <sub>PHL</sub>	Propagation Delay, $\overline{\text{MR}}$ to $Q_0$ or $Q_7$	5.0	4.0	14.0	15.0	4.0	18.0	ns
t <sub>PHL</sub>	Propagation Delay, MR to I/O <sub>n</sub>	5.0	4.0	13.0	14.5	3.5	17.5	ns
t <sub>PZH</sub>	Output Enable Time, OE to I/On	5.0	2.5	8.0	12.0	1.5	13.0	ns
t <sub>PZL</sub>	Output Enable Time, OE to I/On	5.0	2.0	8.0	12.0	1.5	13.5	ns
t <sub>PHZ</sub>	Output Disable Time, OE to I/On	5.0	2.0	8.5	12.5	2.0	13.5	ns
t <sub>PLZ</sub>	Output Disable Time, OE to I/On	5.0	2.5	8.0	11.5	2.0	12.5	ns

#### Note

8. Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# **AC Operating Requirements for ACT**

			$T_A = +25^{\circ}C$ , $C_L = 50pF$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $C_L = 50\text{pF}$	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(9)</sup>	Тур.	Gu	aranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW, S <sub>0</sub> or S <sub>1</sub> to CP	5.0	2.0	5.0	5.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, S <sub>0</sub> or S <sub>1</sub> to CP	5.0	-2.0	1.0	1.0	ns
t <sub>S</sub>	Setup Time, HIGH or LOW, I/O <sub>n</sub> to CP	5.0	1.5	4.0	4.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, I/O <sub>n</sub> to CP	5.0	-1.0	1.0	1.0	ns
t <sub>S</sub>	Setup Time, HIGH or LOW, $\mathrm{DS}_0$ or $\mathrm{DS}_7$ to $\mathrm{CP}$	5.0	1.5	4.5	5.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, $\mathrm{DS}_0$ or $\mathrm{DS}_7$ to $\mathrm{CP}$	5.0	-1.0	1.0	1.0	ns
t <sub>W</sub>	CP Pulse Width, HIGH or LOW	5.0	2.0	4.0	4.5	ns
t <sub>W</sub>	MR Pulse Width, LOW	5.0	2.0	3.5	3.5	ns
t <sub>REC</sub>	Recovery Time, MR to CP	5.0	0	1.5	1.5	ns

#### Note

9. Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0V	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>CC</sub> = 5.5V	170	pF




Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


#### Physical Dimensions (Continued) 12.6±0.10 0.40 TYP -A-20 11 20 19 12 11 5.01 TYP 5.3±0.10 9.27 TYP 7.8 -B-2 9 10 3.9 (2.13 TYP) △ 0.2 C B A ALL LEAD TIPS 10 PIN #1 IDENT. 0.6 TYP 1.27 TYP LAND PATTERN RECOMMENDATION ALL LEAD TIPS SEE DETAIL A △ 0.1 C 2.1 MAX.-1.8±0.1 -C-0.15±0.05 0.15 - 0.251.27 TYP 0.35 - 0.51♦ 0.12M C A 7° TYP DIMENSIONS ARE IN MILLIMETERS GAGE PLANE 0.25 NOTES: A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE 1.25 DETAIL A M20DREVC


Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


# Physical Dimensions (Continued)







DIMENSIONS ARE IN MILLIMETERS



DETAIL A

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.


#### MTC20REVD1


#### Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>

#### Physical Dimensions (Continued)





NOTES:
A. CONFORMS TO JEDEC REGISTRATION MS-001, VARIATIONS AD.

- B. ALL DIMENSIONS ARE IN MILLIMETERS
- © DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
  MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED
- (D) DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED
- E. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- F. DRAWING FILE NAME: N20AREV8

Figure 4. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/