


# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

#### LOGIC DIAGRAM (Each Flip-Flop)



#### **MODE SELECT — TRUTH TABLE**

OPERATING MODE		INP	OUTPUTS			
OPERATING MODE	S <sub>D</sub>	CD	J	K	Q	Q
Set	L	Н	Χ	Χ	Н	L
Reset (Clear)	Н	L	Х	Х	L	Н
*Undetermined	L	L	Х	Х	∄	Н
Toggle	Н	Н	h	h	q	q
Load "0" (Reset)	Н	Н	- 1	h	L	Н
Load "1" (Set)	Н	Н	h	- 1	Н	L
Hold	Н	Н	Ι	ı	q	q

<sup>\*</sup> Both outputs will be <u>HI</u>GH whi<u>le</u> both S<sub>D</sub> and C<sub>D</sub> are LOW, but the output states are unpredictable if S<sub>D</sub> and C<sub>D</sub> go HIGH simultaneously.

H, h = HIGH Voltage Level

L, I = LOW Voltage Level


X = Don't Care


I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# SN54/74LS114A

# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY





# SN54/74LS114A

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loh	Output Current — High	54, 74			-0.4	mA
l <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter			Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage			2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>II</sub> Input LOW Voltage		54			0.7	V	Guaranteed Input LOW Voltage for		
			74			0.8	v	All Inputs	
VIK	Input Clamp Diode Vo	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Voн	VOH Output HIGH Voltage		54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub>	
VOH	Output Filori Voltage		74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table	
V	V <sub>OL</sub> Output LOW Voltage		54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
VOL			74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	per Truth Table
1	longit I II Cl I Current	J, K Set Clear Clock				20 60 120 160	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
lH	Input HIGH Current	J, K Set Clear Clock				0.1 0.3 0.6 0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
I <sub>IL</sub>	Input LOW Current	Current J, K Set Clear, Clock				-0.4 -0.8 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit C	Output Short Circuit Current (Note 1)				-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current					6.0	mA	$V_{CC} = MAX$	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
fMAX	Maximum Clock Frequency	30	45		MHz			
tPLH	Propagation Delay, Clock,		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$		
t <sub>PHL</sub> Clear, Set to Output	Clear, Set to Output		15	20	ns	5		

## AC SETUP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits						
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
t₩	Clock Pulse Width High	20			ns			
t₩	Clear, Set Pulse Width	25			ns	V 5 0 V		
t <sub>S</sub>	Setup Time	20			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time	0			ns			