

Data sheet acquired from Harris Semiconductor SCHS055E

CD4070B, CD4077B

CMOS Quad Exclusive-OR and Exclusive-NOR Gate

January 1998 - Revised September 2003

Features

- · High-Voltage Types (20V Rating)
- CD4070B Quad Exclusive-OR Gate
- CD4077B Quad Exclusive-NOR Gate
- Medium Speed Operation
 - t_{PHL} , t_{PLH} = 65ns (Typ) at V_{DD} = 10V, C_L = 50pF
- 100% Tested for Quiescent Current at 20V
- Standardized Symmetrical Output Characteristics
- 5V, 10V and 15V Parametric Ratings
- Maximum Input Current of 1μA at 18V Over Full Package Temperature Range
 - 100nA at 18V and 25°C
- Noise Margin (Over Full Package Temperature Range)
 - 1V at V_{DD} = 5V, 2V at V_{DD} = 10V, 2.5V at V_{DD} = 15V
- Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices

Applications

- Logical Comparators
- · Adders/Subtractors
- · Parity Generators and Checkers

Description

The Harris CD4070B contains four independent Exclusive-OR gates. The Harris CD4077B contains four independent Exclusive-NOR gates.

The CD4070B and CD4077B provide the system designer with a means for direct implementation of the Exclusive-OR and Exclusive-NOR functions, respectively.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD4070BE	-55 to 125	14 Ld PD I P
CD4070BF3A	-55 to 125	14 Ld CERDIP
CD4070BM	-55 to 125	14 Ld SOIC
CD4070BMT	-55 to 125	14 Ld SOIC
CD4070BM96	-55 to 125	14 Ld SOIC
CD4070BNSR	-55 to 125	14 Ld SOP
CD4070BPW	-55 to 125	14 Ld TSSOP
CD4070BPWR	-55 to 125	14 Ld TSSOP
CD4077BE	-55 to 125	14 Ld PD I P
CD4077BF3A	-55 to 125	14 Ld CERDIP
CD4077BM	-55 to 125	14 Ld SOIC
CD4077BMT	-55 to 125	14 Ld SOIC
CD4077BM96	-55 to 125	14 Ld SOIC
CD4077BNSR	-55 to 125	14 Ld SOP
CD4077BPW	-55 to 125	14 Ld TSSOP
CD4077BPWR	-55 to 125	14 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.


CD4070B, CD4077B

Pinouts

CD4070B (PDIP, CERDIP, SOIC, SOP, TSSOP) TOP VIEW




CD4077B (PDIP, CERDIP, SOIC, SOP, TSSOP) TOP VIEW



Functional Diagrams

CD4070B



$A = \overline{A \oplus B}$ $K = \overline{C \oplus D}$ $C = \overline{C \oplus D}$ $D = \overline{A \oplus B}$ $K = \overline{C \oplus D}$ $D = \overline{C \oplus D}$ D =

CD4077B




FIGURE 1. SCHEMATIC DIAGRAM FOR CD4070B (1 OF 4 IDENTICAL GATES)




FIGURE 2. SCHEMATIC DIAGRAM FOR CD4077B (1 OF 4 IDENTICAL GATES)

CD4070B TRUTH TABLE (1 OF 4 GATES)

A	В	J
0	0	0
1	0	1
0	1	1
1	1	0

NOTE:

1 = High Level

0 = Low Level

 $J = A \oplus B$

CD4077B TRUTH TABLE (1 OF 4 GATES)

Α	В	J
0	0	1
1	0	0
0	1	0
1	1	1

NOTE:

1 = High Level

0 = Low Level

 $J = A \oplus B$

CD4070B, CD4077B

Absolute Maximum Ratings

DC Supply Voltage Range (V $_{DD}$) ... -0.5V to 20V Input Voltage Range, All Inputs ... -0.5V to V $_{DD}$ 0.5V DC Input Current ... \pm 10mA

Operating Conditions

Temperature Range (T _A)55°C	to 12	5°C
Supply Voltage Range (Typical)		

Thermal Information

Package Thermal Impedance, θ _{JA} (see Note 1):
E (PDIP) Package80°C/W
M (SOIC) Package86°C/W
NS (SOP) Package76°C/W
PW (TSSOP) Package 113°C/W
Maximum Junction Temperature (Hermetic Package or Die) . 175°C
Maximum Junction Temperature (Plastic Package) 150°C
Maximum Storage Temperature Range65°C to 150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

				LIMITS AT INDICATED TEMPERATURES (°C)							
	CONDITIONS							25			1
PARAMETER	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	85	125	MIN	TYP	MAX	UNITS
Quiescent Device Current	_	0, 5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	μΑ
I _{DD} Max	-	0, 10	10	0.5	0.5	15	15	-	0.01	0.5	μΑ
	-	0, 15	15	1	1	30	30	-	0.01	1	μΑ
	-	0, 20	20	5	5	150	150	-	0.02	5	μΑ
Output Low (Sink) Current	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
I _{OL} Min	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	mA
	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA
Output High (Source) Current	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
I _{OH} Min	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	mA
	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	mA
	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	mA
Output Voltage: Low Level,	_	0, 5	5	0.05	0.05	0.05	0.05	-	0	0.05	٧
V _{OL} Max	-	0, 10	10	0.05	0.05	0.05	0.05	-	0	0.05	٧
	-	0, 15	15	0.05	0.05	0.05	0.05	-	0	0.05	٧
Output Voltage: High Level,	-	0, 5	5	4.95	4.95	4.95	4.95	4.95	5	-	٧
V _{OH} Min	_	0, 10	10	9.95	9.95	9.95	9.95	9.95	10	-	٧
	_	0, 15	15	14.95	14.95	14.95	14.95	14.95	15	-	V
Input Low Voltage,	0.5, 4.5	-	5	1.5	1.5	1.5	1.5	-	-	1.5	٧
V _{IL} Max	1, 9	-	10	3	3	3	3	-	-	3	٧
	1.5, 13.5	-	15	4	4	4	4	-	-	4	٧
Input High Voltage,	0.5, 4.5	-	5	3.5	3.5	3.5	3.5	3.5	-	-	٧
V _{IH} Min	1, 9	-	10	7	7	7	7	7	-	-	٧
	1.5, 13.5	-	15	11	11	11	11	11	-	-	٧
Input Current, I _{IN} Max	-	0, 18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μА

AC Electrical Specifications

 T_A = 25°C, Input t_r , t_f = 20ns, C_L = 50pF, R_L = 200k Ω

		TEST CONDITIONS	LIMITS ON		
PARAMETER	SYMBOL	V _{DD} (V)	TYP	MAX	UNITS
Propagation Delay Time	t _{PHL} , t _{PLH}	5	140	280	ns
		10	65	130	ns
		15	50	100	ns
Transition Time	t _{THL} , t _{TLH}	5	100	200	ns
		10	50	100	ns
		15	40	80	ns
Input Capacitance	C _{IN}	Any Input	5	7.5	pF

Typical Performance Curves




FIGURE 3. TYPICAL OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 5. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 4. MINIMUM OUTPUT LOW (SINK) CURRENT CHARACTERISTICS




FIGURE 6. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS

Typical Performance Curves (Continued)




FIGURE 7. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE




FIGURE 8. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE




FIGURE 9. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF SUPPLY VOLTAGE




FIGURE 10. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF INPUT FREQUENCY