- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)

D, N, OR PW PACKAGE (TOP VIEW) 16 Y0 Y1 [Y2 🛮 2 15 🛮 A 14 🛮 B Y3 🛮 3 GND [13 C Y4 🛮 5 12 VCC Y5 🛮 6 11 G1 10 G2A Y6 **∏** 7 9 G2B Y7 ∏ 8

description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select (A, B, C) inputs and the three enable (G1, $\overline{G2A}$, $\overline{G2B}$) inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74AC11138 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE

ENA	BLE INF	PUTS	SEL	ECT INP	UTS	OUTPUTS							
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y 7
Х	Н	Х	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Х	X	Н	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	Х	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
н	L	L	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbols (alternatives)†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D package	1.3 W
N package	1.1 W
PW packag	e 0.5 W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	٧	
		V _{CC} = 3 V	2.1				
\vee_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			\ \ \	
		V _{CC} = 5.5 V	3.85				
		V _{CC} = 3 V			0.9		
VIL	٧ _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V
		V _{CC} = 5.5 V			1.65		
VI	Input voltage		0		Vcc	٧	
VO	Output voltage		0		VCC	V	
		V _{CC} = 3 V			-4		
ЮН	High-level output current	V _{CC} = 4.5 V		-24		mA	
VIL VI VO IOH LOL Δt/Δv		V _{CC} = 5.5 V		-	-24		
		V _{CC} = 3 V			12		
IOL	Low-level output current	V _{CC} = 4.5 V			24	mA	
				24			
Δt/Δν	Input transition rise or fall rate		0		10	ns/V	
TA	Operating free-air temperature		-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T _A = 25°C				MAY	LINUT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	I _{OH} = -4 mA	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85		
		3 V			0.1		0.1	
	I _{OL} = 50 μA				0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V
	1 - 04 mA	4.5 V			0.36		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65	
ΙĮ	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	Т,	_Δ = 25°C	;	BAINI	MAY	ш
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	A, B, C	Any Y	1.5	8.3	10.2	1.5	11.4	ns
^t PHL			1.5	8.9	10.9	1.5	12.2	
^t PLH	G1	Any Y	1.5	7.2	9.2	1.5	10.2	
^t PHL			1.5	7.3	9.4	1.5	10.5	ns
^t PLH	<u>G2A</u> , <u>G2B</u>	Any Y	1.5	8.2	10.4	1.5	11.5	
^t PHL			1.5	8.3	10.4	1.5	11.6	ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T,	_Δ = 25°C	;	MIN		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX		MAX	UNIT
^t PLH	A, B, C	Any Y	1.5	5.7	7.3	1.5	8.1	ns
^t PHL			1.5	6.2	7.9	1.5	8.8	
^t PLH	G1	Any Y	1.5	5.1	6.9	1.5	7 . 5	
^t PHL			1.5	5.2	6.9	1.5	7.7	ns
^t PLH		A V	1.5	5.8	7.6	1.5	8.3	
tpHL	G2A, G2B	Any Y	1.5	5.6	7 . 5	1.5	8.3	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CON	TYP	UNIT	
C _{pd}	Power dissipation capacitance per gate	C _L = 50 pF,	f = 1 MHz	51	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

APPLICATION INFORMATION




Figure 3. 32-Bit Decoding Scheme

