



CD4013B

SCHS023E - NOVEMBER 1998-REVISED SEPTEMBER 2016

CD4013B CMOS Dual D-Type Flip-Flop

1 Features

- · Asynchronous Set-Reset Capability
- Static Flip-Flop Operation
- Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply
- Standardized Symmetrical Output Characteristics
- Maximum Input Current Of 1-µA at 18 V Over Full Package Temperature Range:
 - 100 nA at 18 V and 25°C
- Noise Margin (Over Full Package Temperature Range):
 - $1 V at V_{DD} = 5 V$
 - 2 V at V_{DD} = 10 V
 - 2.5 V at $V_{DD} = 15 \text{ V}$

2 Applications

- Power Delivery
- · Grid Infrastructure
- Medical, Healthcare, and Fitness
- · Body Electronics and Lighting
- Building Automation
- Telecom Infrastructure
- · Test and Measurement

3 Description

The CD4013B device consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and \overline{Q} outputs. These devices can be used for shift register applications, and, by connecting \overline{Q} output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.


The CD4013B types are supplied in 14-pin dual-inline plastic packages (E suffix), 14-pin small-outline packages (M, MT, M96, and NSR suffixes), and 14-pin thin shrink small-outline packages (PW and PWR suffixes).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
CD4013BE	PDIP (14)	19.30 mm x 6.35 mm				
CD4013BF	CDIP (14)	19.50 mm x 6.92 mm				
CD4013BM	SOIC (14)	8.65 mm x 3.90 mm				
CD4013BNS	SO (14)	10.20 mm x 5.30 mm				
CD4013BPW	TSSOP (14)	5.00 mm x 4.40 mm				

 For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		7.4 Device Functional Modes	10
2	Applications 1	8	Application and Implementation	11
3	Description 1		8.1 Application Information	. 11
4	Revision History2		8.2 Typical Application	. 11
5	Pin Configuration and Functions	9	Power Supply Recommendations	12
6	Specifications4	10	Layout	12
•	6.1 Absolute Maximum Ratings 4		10.1 Layout Guidelines	. 12
	6.2 ESD Ratings		10.2 Layout Example	. 12
	6.3 Recommended Operating Conditions 4	11	Device and Documentation Support	14
	6.4 Thermal Information		11.1 Documentation Support	. 14
	6.5 Electrical Characteristics: Static		11.2 Receiving Notification of Documentation Updates	14
	6.6 Electrical Characteristics: Dynamic		11.3 Community Resources	. 14
	6.7 Typical Characteristics8		11.4 Trademarks	14
7	Detailed Description 10		11.5 Electrostatic Discharge Caution	. 14
	7.1 Overview 10		11.6 Glossary	14
	7.2 Functional Block Diagram 10	12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description 10		Information	14

4 Revision History

Changes from Revision D (March 2005) to Revision E


Page

,	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	1
	A 1 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	_



5 Pin Configuration and Functions

D, J, N, NS, PW Package 14-Pin SOIC, CDIP, PDIP, SO, TSSOP Top View



Pin Functions

	PIN		
NO.	NAME	I/O	DESCRIPTION
1	Q1	0	Channel 1 output
2	Q1	0	Inverted channel 1 output
3	CLOCK1	I	Channel 1 clock input
4	RESET1	I	Channel 1 reset
5	D1	I	Channel 1 data input
6	SET1	I	Channel 1 set
7	V _{SS}	_	Ground
8	SET2	I	Channel 2 set
9	D2	I	Channel 2 data input
10	RESET2	I	Channel 2 reset
11	CLOCK2	I	Channel 2 clock input
12	Q2	0	Inverted channel 2 output
13	Q2	0	Channel 2 output
14	V_{DD}	_	Power supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
DC supply voltage, V _{DD} ⁽²⁾		-0.5	20	V	
nput voltage, all inputs		-0.5	V _{DD} + 0.5	V	
DC input current, any one input			10	mA	
	T _A = -55°C to 100°C		500		
Power dissipation, P _D	$T_A = 100^{\circ}C \text{ to } 125^{\circ}C^{(3)}$		200	mW	
Device dissipation per output transistor			100	mW	
Operating temperature, T _A		– 55	125	°C	
Storage temperature, T _{stg}		– 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
	Supply voltage		3		18	V
		V _{DD} = 5	40			
t _S	Data setup time	V _{DD} = 10	20			ns
		V _{DD} = 15	15			
		V _{DD} = 5	140			
t _W	W Clock pulse width	V _{DD} = 10	60			ns
		V _{DD} = 15	40			
		V _{DD} = 5	3.5	7		
f _{CL}	Clock input frequency	V _{DD} = 10	8	16		MHz
		V _{DD} = 15	12	24		
(1)		V _{DD} = 5			15	
t _r CL ⁽¹⁾ t _f CL	Clock rise or fall time	V _{DD} = 10			10	μs
1,02		V _{DD} = 15			5	
		V _{DD} = 5	180			
t _W	N Set or reset pulse width	V _{DD} = 10	80			ns
		V _{DD} = 15	50			

⁽¹⁾ If more than one unit is cascaded in a parallel clocked operation, t_rCL must be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transistion time of the output driving stage for the estimated capacitive load.

⁽²⁾ Voltages reference to V_{SS} terminal

⁽³⁾ Derate linearity at 12 mW/°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		CD4013B				
	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	NS (SO)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.1	92.5	89.3	121	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.5	54	47.1	49.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.1	46.8	48	62.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.4	19	17	5.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	27	46.5	47.7	62.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: Static

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			T _A = -55°C			1	
			T _A = -40°C			1	
		$V_{IN} = 0 \text{ or } 5, V_{DD} = 5$	T _A = 25°C		0.02	1	
			T _A = 85°C			30	
			T _A = 125°C			30	
			T _A = –55°C			2	
			T _A = -40°C			2	
		V _{IN} = 0 or 10, V _{DD} = 10	T _A = 25°C		0.02	2	
			T _A = 85°C			60	
I may	Quiescent device current		T _A = 125°C			60	
I _{DD} max	Quiescent device current		T _A = –55°C			4	μΑ
			T _A = -40°C			4	
		$V_{IN} = 0 \text{ or } 15, V_{DD} = 15$	T _A = 25°C		0.02	4	
			T _A = 85°C			120	
			T _A = 125°C			120	
			T _A = –55°C			20	
			T _A = -40°C			20	
		$V_{IN} = 0 \text{ or } 20, V_{DD} = 20$	T _A = 25°C		0.04	20	
			T _A = 85°C			600	
			T _A = 125°C			600	



Electrical Characteristics: Static (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	NDITIONS	MIN	TYP	MAX	UNIT
			T _A = -55°C	0.64			
			T _A = -40°C	0.61			
	$V_{O} = 0.4, V_{IN} = 0 \text{ or } 5,$ $V_{DD} = 5$	T _A = 25°C	0.51	1			
	$V_{O} = 0.4, \ V_{IN} = 0 \ \text{or} \ 5, \\ V_{DD} = 5$ $V_{O} = 0.4, \ V_{IN} = 0 \ \text{or} \ 5, \\ V_{DD} = 5$ $T_{A} = -40^{\circ}C$ $T_{A} = 35^{\circ}C$ $T_{A} = 40^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 40^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 40^{\circ}C$ $T_{A} = 4$	0.42					
			T _A = 125°C	0.64 0.61 0.51 0.51 1 0.42 0.36 1.6 1.5 1.3 2.6 1.1 0.9 4.2 4 3.4 6.8 2.8 2.4 -0.64 -0.61 -0.51 -1 -0.42 -0.36 -2 -1.8 -1.6 -1.5 -1.6 -1.5 -1.6 -1.5 -1.15 -1.6 -1.5 -1.15 -1.6 -1.5 -1.10 -0.9 -4.2 -4 -3.4 -6.8 -2.8 -2.4 -40°C, and 125°C 0 0.05 -40°C, and 125°C			
			T _A = -55°C	1.6			
			T _A = -40°C	1.5			
_{OL} min	Output low (sink) current		T _A = 25°C	1.3	2.6		mA
		V _{DD} - 10		1.1			
			T _A = 125°C	0.9			
			T _A = -55°C	4.2			
				4			
		$V_O = 1.5$, $V_{IN} = 0$ or 15,		3.4	6.8		
		v _{DD} = 15					
			- ' '				
					_1		
		V _{DD} = 5			<u> </u>		
		- ' '					
					_3 2		
					-0.2		
_{OH} min							mA
		$V_{\rm O}$ = 9.5, $V_{\rm IN}$ = 0 or 10,			2.6		
				_	-2.0		
		$V_{\rm O}$ = 13.5, $V_{\rm IN}$ = 0 or 15,			6.0		
		V _{DD} = 15			-o.o		
			- ' '				
				-2.4			
		V _{IN} = 0 or 5, V _{DD} = 5	25°C, 85°C, and 125°C		0	0.05	
_{OL} max	Low-level output voltage	V _{IN} = 0 or 10, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C		0	0.05	V
		V _{IN} = 0 or 15, V _{DD} = 15	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C		0	0.05	
		V _{IN} = 0 or 5, V _{DD} = 5	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	4.95	5		
OHmin	High-level output voltage	V _{IN} = 0 or 10, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	9.95	10		V
		V _{IN} = 0 or 15, V _{DD} = 15	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	14.95	15		

Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated



Electrical Characteristics: Static (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
		V _O = 0.5 or 4.5, V _{DD} = 5	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C			1.5	
V _{IL} max	Input low voltage	V _O = 1 or 9, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C			3	V
		V _O = 1.5 or 13.5, V _{DD} = 15	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C			4	
		V _O = 0.5 or 4.5, V _{DD} = 5	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	3.5			
V _{IH} min	Input high voltage	V _O = 1 or 9, V _{DD} = 10	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	7			V
		$V_{O} = 1.5 \text{ or } 13.5,$ $V_{DD} = 15$	T _A = -55°C, -40°C, 25°C, 85°C, and 125°C	11			
			T _A = -55°C			±0.1	
			T _A = -40°C			±0.1	
I _{IN} max	Input current	$V_{IN} = 0 \text{ or } 18, V_{DD} = 18$	T _A = 25°C		±10 ⁻⁵	±0.1	μΑ
			T _A = 85°C			±1	
			T _A = 125°C			±1	

6.6 Electrical Characteristics: Dynamic

at $T_A = 25$ °C, input t_r , $t_f = 20$ ns, $C_1 = 50$ pF, $R_1 = 20$ k Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{DD} = 5		150	300	
t _{PHL} , t _{PLH}	Propagation delay time, clock to Q or \overline{Q} outputs	V _{DD} = 10		65	130	ns
PLH	olook to & of & outputs	V _{DD} = 15		45	90	
		V _{DD} = 5		150	300	
t_{PLH}	Set to Q or reset to \overline{Q}	V _{DD} = 10		65	130	ns
		V _{DD} = 15		45	90	
		V _{DD} = 5		200	400	
t_{PHL}	Set to \overline{Q} or reset to Q	V _{DD} = 10		85	170	ns
		V _{DD} = 15		60	120	
		V _{DD} = 5		100	200	
t _{THL} , t _{TLH}	Transition time	V _{DD} = 10		50	100	ns
TILH		V _{DD} = 15		40	80	
		V _{DD} = 5	3.5	7		
f_{CL}	Maximum clock input frequency ⁽¹⁾	V _{DD} = 10	8	16		MHz
		V _{DD} = 15	12	24		
		V _{DD} = 5		70	140	
	Minimum clock pulse width	V _{DD} = 10		30	60	ns
		V _{DD} = 15		20	40	
t _W		V _{DD} = 5		90	180	
	Minimum set or reset pulse width	V _{DD} = 10		40	80	ns
		V _{DD} = 15		25	50	
		V _{DD} = 5		20	40	
ts	Minimum data setup time	V _{DD} = 10		10	20	ns
		V _{DD} = 15		7	15	
t _H	Minimum data hold time	V _{DD} = 5, 10, 15		2	5	ns

(1) Input t_r , $t_f = 5 \text{ ns}$




Electrical Characteristics: Dynamic (continued)

at T_A = 25°C, input t_r , t_f = 20 ns, C_L = 50 pF, R_L = 20 k Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _r CL, t _f CL	Clock input rise or fall time	V _{DD} = 5			15		
		V _{DD} = 10			10	μs	
		V _{DD} = 15			5		
C _{IN}	Input capacitance	Any input		5	7.5	pF	

6.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 1998–2016, Texas Instruments Incorporated



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The CD4013B device consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and \overline{Q} outputs. These devices are ideal for data and memory hold functions, including shift register applications, or by connecting \overline{Q} output to the data input, this device is used for counter and toggle applications. The CD4013B is a positive-edge triggered device, meaning that the logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

CD4013B has standardized symmetrical output characteristics and a wide operating voltage range from 3 V to 18 V with quiescent current tested at 20 V. This has a medium operation speed $-t_{PHL}$, t_{PLH} = 30 ns (typical) at 10 V. The operating temperature is from -55° C to 125 $^{\circ}$ C.

7.4 Device Functional Modes

Table 1 lists the functional modes of the CD4013B.

Table 1. Function Table

	IN	OUTDUT (O)	INIVERTED OUTBUT (O)			
CLOCK	SET	RESET	D	OUTPUT (Q)	INVERTED OUTPUT (Q)	
1	0	0	0	0	1	
1	0	0	1	1	0	
↓	0	0	X	Q ₀	Θ	
X	0	1	X	0	1	
X	1	0	X	1	0	
Х	1	1	X	1	1	



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

A high level at the SET or RESET inputs sets or resets the outputs, regardless of the levels of the other inputs. When SET and RESET are inactive (low), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. The resistor and capacitor at the RESET pin are optional. If they are not used, the RESET and SET pin must be connected directly to ground to be inactive.

8.2 Typical Application




Figure 9. Power Button Circuit

8.2.1 Design Requirements

Input signals must be designed and implemented so that they do not exceed the voltage level of the power supply.

8.2.2 Detailed Design Procedure

The recommended input conditions for this application example includes rise time and fall time specifications (see $\Delta t/\Delta V$ in *Recommended Operating Conditions*) and specified high and low levels (see VIH and VIL in *Recommended Operating Conditions*). Inputs are not overvoltage tolerant and must be below V_{CC} level because of the presence of input clamp diodes to V_{CC} . The recommended output condition for the CD4013B application includes specific load currents. Load currents must be limited so as to not exceed the total power (continuous current through V_{CC} or GND) for the device. These limits are located in *Absolute Maximum Ratings*. Outputs must not be pulled above V_{CC} .



Typical Application (continued)

8.2.3 Application Curve




Figure 10. Typical Transition Time vs Load Capacitance

9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*. Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

10 Layout

10.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float.

In many cases, digital logic device functions or parts of these functions are unused (for example, when only two inputs of a triple-input and gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. This rule must be observed under all circumstances specified in the next paragraph.

All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. See application note, *Implications of Slow or Floating CMOS Inputs* (SCBA004), for more information on the effects of floating inputs. The logic level must apply to any particular unused input depending on the function of the device. Generally, they are tied to GND or V_{CC} (whichever is convenient).

10.2 Layout Example



Figure 11. Layout Example for CD4013B



Layout Example (continued)




Figure 12. Dimensions and Pad Layout for CD4013B



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.