

# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the Q output LOW.

The SN54/74LS107A is the same as the SN54/74LS73A but has corner power pins.


# SN54/74LS107A


## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**



NOTE:
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.





SN74LSXXXN Plastic SN74LSXXXD SOIC

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## SN54/74LS107A

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for	
VIL		74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Vou	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table	
\/a-	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
VOL		74		0.35	0.5	V		per Truth Table
	lancat III CH Compart	J, K Clear Clock			20 60 80	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
¹ін	Input HIGH Current -	J, K Clear Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current	J, K Clear and Clock		-	-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS $(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ V})$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
fMAX	Maximum Clock Frequency	30	45		MHz	
tPLH	Propagation Delay,		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
<sup>t</sup> PHL	Clock to Output		15	20	ns	2 = 10 β1

#### AC SETUP REQUIREMENTS (TA = $25^{\circ}$ C, $V_{CC}$ = 5.0 V)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
tW	Clock Pulse Width	20			ns		
t <sub>W</sub>	Clear Pulse Width	25			ns	V 5 0 V	
t <sub>S</sub>	Setup Time	20			ns	V <sub>CC</sub> = 5.0 V	
t <sub>h</sub>	Hold Time	0			ns		