16 Vcc

15 Ē

## √54S/74S134 C10122

12-INPUT NAND GATE

(With 3-State Outputs)

**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C to} + 125^{\circ} \text{ C}$	TYPE	
Plastic DIP (P)	Α	74S134PC		9B	
Ceramic DIP (D)	Α	74S134DC	54S134DM	6B	
Flatpak (F)	Α	74S134FC	54S134FM	4L	

## GND 8

2

**CONNECTION DIAGRAM** PINOUT A

INPUTS	OUTPUTS		
<b>A</b> L	Enable	Υ	
HH Any In LOW XX	ILL	ЛHЛ	

**TRUTH TABLE** 

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	<b>54/74S (U.L.)</b> HIGH/LOW	
Inputs	1.25/1.25	
Outputs	50/12.5	

## DC AND AC CHARACTERISTICS: See Section 3\*

VOH	PARAMETER		54/74S		UNITS	CONDITIONS		
	PONOWIE I EN			Min	Max	OMITS	CONDITIONS	
	Output HIGH V	oltage	XM XC	2.4 2.4		٧	I <sub>OH</sub> = -2.0 mA I <sub>OH</sub> = -6.5 mA	V <sub>CC</sub> = M V <sub>IN</sub> = 0.8
Icc	Power Supply Current		s HIGH ts LOW ts OFF		13 16 25	mA	$V_{IN} = 0 \text{ V}, V_{\overline{E}} = 0 \text{ V}$ $V_{IN} = 5.0 \text{ V}, V_{\overline{E}} = 0 \text{ V}$ $V_{IN} = 5.0 \text{ V}, V_{\overline{E}} = 5.0 \text{ V}$	
tpLH tpHL	Propagation Delay Data to Output			2.0 2.0	6.0 7.5	ns	Figs. 3-3, 3-4	
tpzh tpzl	Output Enable Time				19.5 21	ns	Figs. 3-3, 3-11, 3-12	
t <sub>PHZ</sub>	Output Disable Time				8.5 14	ns	Figs. 3-3, 3-11, 3	-12

<sup>\*</sup>DC limits apply over operating temperature range; AC limits apply at  $T_A = +25$ ° C and  $V_{CC} = +5.0$  V.