SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**

MAY 1971-REVISED MARCH 1988

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System


description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (\$N54177, \$N74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is



logic symbols†



[†] These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

(9)

(2)

(12)

QR

QС

 Q_D

0

(6)

(10)

(3)

(11)

CLK2

В٠

C

D

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

typical count configurations

SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- 1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

FUNCTION TABLES SN54176, SN74176

DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B)

COUNT	OUTPUT						
COON	αp	σc	QB	QΔ			
0	L	L	L	L			
1	L.	L	L	н			
2	L	L	Н	L			
3	L	L	Н	н			
4	L	Н	L	ᆸ			
5	L	Н	L	н			
6	L	Н	Н	니			
7	L	Н	Н	н			
8	н	L	L	L			
9	н	L	L	ᆈ			

COUNT		OUTPUT							
COON	Qд	QĐ	Qς	QВ					
0	L	L	L	L					
1	L	L	L	н					
2	L.	Ļ	H	L					
3	L	L	н	н					
4	L	Н	L	ᅵᅵ					
5	Н	L	Ļ	ᆸ					
6	н	L	L	н					
7	H	L	Н	L					
8	н	L	н	н					
9	H	н	L	L					

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output QD connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

FUNCTION TABLE SN54177, SN74177 (See Note A)

COUNT		OUT	PUT	
COONT	αD	аc	\mathbf{q}_{B}	QA
0	٦	L	L	L
1	L	L	L	H
2	L	L	н	L
3	L	L	Н	Н
4	L	H	L	L
5	L	Н	L	н
6	L	н	н	L
7	L	Н	Н	Н
8	Н	L	L	L,
9	н	L	L	н
10	Н	Ļ	Н	L
11	Н	L	Н	н
12	Н	Н	L	L
13	Н	Н	L	н
14	Н	H	н	L
15	Н	н	H	Н

H = high level, L = low level

NOTE A: Output QA connected to clock-2 input.





logic diagrams (positive logic) (5) QA (6) OB (<u>2</u>) SN54177, SN74177 DATA D (11) DATA B (10) CLOCK 2 (6) DATA C (3) CLEAR (13) 륀 CLOCK 1 (B) DATA A COUNT/ LDAD (<u>12)</u> (5) QA (a) OB SN54176, SN74176 COUNT/ (1) CLEAR (13) DATA B (10) DATA D (11) CLOCK 2 (6)




SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				 	 		7 V
Input voltage				 	 		5.5 V
Interemitter voltage (see Note 2)							
Operating free-air temperature range:	SN54176	, SN54177	7 Circuits	 	 	5!	5°C to 125°C
	SN74176	, SN74177	7 Circuits	 	 		0°C to 70°C
Storage temperature range				 	 	. –65	5°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

recommended operating conditions

		_ MIN	NOM	MAX	UNIT	
Promise voltage V	SN54'	4.5	5	5.5	V	
Supply voltage, VCC	SN74'	4.75	5	5.25	, v	
High-level output current, IOH				-800	μА	
Low-level output current, IOL				16	mA	
Count frequency (see Figure 1)	Clock-1 input	0		35	2411	
Count nequency (see Figure 1)	Clock-2 input	0		17,5	MHz	
-	Clock-1 input	14				
Dutan widels at (and Simoro 1)	Clock-2 input	28			7	
Pulse width, t _w (see Figure 1)	Clear	20			ns	
	Load	25		1		
Input hold time, th (see Figure 1)	High-level data	tw(load)				
input nota time, th (see Figure 1)	Low-level data				ns	
Input setup time, tett (see Figure 1)	High-level data	15				
Imput setup time, tsu tode rigore it	Low-level data	20	20		ns	
Count enable time, t _{enable} (see Note 3 and Figure 1)		25			ns	
5	SN54'	-55		125	°c	
Operating free-air temperature, TA	SN74'	0 70			C	

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TECT	CONDITIONS	+	SN54	176, SN	74176	SN54177, SN74177			1
	PARAMETER	`	TEST CONDITIONS†		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
۷Н	High-level input voltage					2			2			V
VIL	Low-level input voltage			-				0,8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	lj = -12 mA	 	1		-1.5			-1.5	V
V _{OH} High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{1H} = 2 V, 1 _{OH} = -800	μΑ	2.4	3.4		2,4	3.4		V	
VOL	Low-level output voltage	•	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA¶			0.2	0.4		0.2	0.4	٧	
ij	Input current at maximu	ım input voltage	VCC = MAX,	V ₁ = 5.5 V				1			1	mΑ
	<u> </u>	Data, count/load						40			40	
ИΗ	High-level input current	Clear, clock 1	V _{CC} = MAX,	$V_1 = 2.4 \text{ V}$				80			80	μA
		Clock 2					_	120			80	,)
	•	Data, count/load	· <u> </u>					-1.6			-1.6	
1	I am local in-us accesses	Clear	V MAY	11 0.41/				-3.2	-		-3.2	
IL	Low-level input current	Clock 1	V _{CC} = MAX, V _I = 0.4 V			-4.8	-4.8			-4.8	mA	
		Clock 2						-4.8			-3.2	. 1
	Chart since it accessed access		I Vcc = MAX ⊢		SN541	-20		-57	-20		-57	
los	Short-circuit output curr	ent8			SN74'	-18		-57	-18		-57	mA
ICC	Supply current		VCC = MAX,	See Note 4			30	48		30	48	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: $I_{\mbox{\footnotesize{CC}}}$ is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, R_L = 400 Ω , C_L = 15 pF, T_A = 25°C, see figure 1

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	SN54	176, SN	174176	SN54	177, SN	54177	
PARAMETER"	FROM (MAPO)	10 (001201)	MIN	TYP	MAX	WIN	TYP	MAX	רואט
f _{max}	Clock 1	a _A	35	50		35	50		MHz
^t PLH	Clock 1	0.		8	13		8	13	
tPHL	GIOCK I	QΑ		11	17		11	17	ns
tPLH .	Clock 2	0-		11	17		11	17	
^t PHL	Clock 2	QB		17	26		17	26	ns
^t PLH	Clock 2	<u> </u>		27	41		27	41	
t _{PHL}	CIOCK 2	αc		34	51		34	51	กร
^t PLH	Clock 2	0-		13	20		44	66	
tPHL	Cidek 2	σD		17	26		50	75	ns
^t PLH	A, B, C, D	2 2 2 2		19	29		19	29	
tPHL	A, B, C, D	Q_A, Q_B, Q_C, Q_D		31	46		31	46	กร
^t PLH	Load			29	43		29	43	
^t PHL	Load	Αηγ		32	48		32	48	ns
tPHL	Clear	Any		32	48		32	48	ns

[#]f_{max} = maximum count frequency.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time.

¹⁰A outputs are tested at IOL = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

tpLH ≡ propagation delay time, low-to-high-level output.

 $t_{PHL} = propagation delay time, high-to-low-level output.$

PARAMETER MEASUREMENT INFORMATION

