


# 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

The SN74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

- Shift Left or Parallel 4-Bit Register
- 3-State Outputs
- Input Clamp Diodes Limit High-Speed Termination Effects

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**



DIN	NΔ	MES

		HIGH	LOW
P <sub>0</sub> -P <sub>3</sub> D <sub>S</sub> S CP MR OE O <sub>0</sub> -O <sub>3</sub> Q <sub>3</sub>	Parallel Inputs Serial Data Input Mode Select Input Clock (Active LOW) Input Master Reset (Active LOW) Input Output Enable (Active HIGH) Input 3-State Register Outputs Register Output	0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 U.L. 5 U.L.


NOTES:


a) 1 TTL Unit Load (U.L.) = 40  $\mu\text{A}$  HIGH/1.6 mA LOW.

# SN74LS395

4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY






LOADING (Note a)

## SN74LS395

#### **LOGIC DIAGRAM**



#### **FUNCTION DESCRIPTION**

The SN74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel ( $P_{\rm n}$ ) input or from the preceding stage. When the Select input is HIGH, the  $P_{\rm n}$  inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the  $P_{\Pi},\,D_{S}$  and S inputs can change when the Clock is in either state, provided that the recommended set-up and hold times are observed. When the

S input is LOW, a CP HIGH-LOW transition transfers data in  $Q_0$  to  $Q_1$ ,  $Q_1$  to  $Q_2$ , and  $Q_2$  to  $Q_3$ . A left-shift is accomplished by connecting the outputs back to the  $P_n$  inputs, but offset one place to the left, i.e.,  $O_3$  to  $P_2$ ,  $O_2$  to  $P_1$  and  $O_1$  to  $P_0$ , with  $P_3$  acting as the linking input from another package.

When the OE input is HIGH, the output buffers are disabled and the  $Q_0-Q_3$  outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

## MODE SELECT — TRUTH TABLE

	Inputs @ t <sub>n</sub>					Outputs @ t <sub>n+1</sub>			
Operating Mode	MR	СР	S	Ds	Pn	00	01	02	03
Asynchronous Reset	L	×	X	X	X	L	L	L	L
Shift, SET First Stage	H		L	H	X	H	O <sub>0n</sub>	O <sub>1n</sub>	O <sub>2n</sub>
Shift, RESET First Stage	H		L	L	X	L	O <sub>0n</sub>	O <sub>1n</sub>	O <sub>2n</sub>
Parallel Load	H		H	X	Pn	Po	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 $t_{n, n+1}$  = time before and after CP HIGH-to-LOW transition

NOTE:

When OE is HIGH, outputs  $O_0 - O_3$  are in the high impedance state; however, this does not affect other operations or the  $Q_3$  output.

## **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Max	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	°C
loн	Output Current — High			-0.4	mA
loL	Output Current — Low			8.0	mA

# SN74LS395

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	: –18 mA
Vон	Output HIGH Voltage		2.7	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
.,	V <sub>OL</sub> Output LOW Voltage			0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL				0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table
lozh	Output Off Current HIGH				20	μΑ	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V	
lozL	Output Off Current LOV	V			-20	μΑ	$V_{CC} = MAX, V_O = 0.4 V$	
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
IH	input High Current				-0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
I <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN}$	= 0.4 V
los	Short Circuit Current (Note 1)		-20		-100	mA	V <sub>CC</sub> = MAX	
loo	Power Supply Current Total, Output HIGH				31	mA	$V_{CC} = MAX, \overline{OE} = GND, \overline{CP} = GND$	
ICC	Total, Output LOW				34	mA	V <sub>CC</sub> = MAX, OE momentary 3.0 V	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS ( $T_A = 25^{\circ}C$ )

			Limits			
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Input Clock Frequency	30	45		MHz	
t <sub>PHL</sub>	Propagation Delay, Clear to Output		22	35	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Low to High Propagation Delay, High to Low		15 25	30 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 17	25 25	ns	
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time		12 11	20 17	ns	C <sub>L</sub> = 5.0 pF


# AC SETUP REQUIREMENTS $(T_A = 25^{\circ}C)$

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t₩	Clock Pulse Width	16			ns	
t <sub>S</sub>	Setup Time, Mode Select	40			ns	Voo - 5 0 V
t <sub>S</sub>	Setup Time, All Others	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>h</sub>	Data Hold Time	10			ns	

## SN74LS395

#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.






Figure 1

Figure 2




Figure 3




Figure 4

## **AC LOAD CIRCUIT**




Figure 5

## **SWITCH POSITIONS**

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed

<sup>\*</sup>The Data Input is  $D_S$  for S = LOW and  $P_n$  for S = HIGH.