Skip to content
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
SystemVerilog TeX Assembly Verilog Shell Tcl Other
Branch: master
Clone or download
Latest commit f18d2bb Sep 4, 2019
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
loongson
report
scripts Add scripts to generate soc bitstream [soc bitstream] Aug 11, 2019
src Remove debug signals. Aug 19, 2019
testbench Fix testcase. Aug 18, 2019
vivado
.gitattributes Update .gitattributes to ignore external IP files in statistics Jul 6, 2019
.gitignore Revert IP to unpatched version, update block design and project Jul 31, 2019
.gitlab-ci.yml Remove COMPILE_FULL_M flag when running loongson test [func test][per… Aug 13, 2019
.gitmodules Add CP2. Aug 10, 2019
AUTHORS Add LICENSE and AUTHORS, update README [ci skip] Aug 11, 2019
LICENSE Add LICENSE and AUTHORS, update README [ci skip] Aug 11, 2019
README.md Update README.md Sep 4, 2019

README.md

NonTrivialMIPS

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and CP1 (FPU), CP2 (AES accelerator) support, and it is capable of booting fully-functional Linux.

Authors

See AUTHORS for information about the authors of this project.

Directory Structure

  • loongson: files from Loongson, some are adapted
    • cpu_gs232: RTL code of GS232 CPU (not committed for copyright reason), packaged as Vivado IP
    • soc_axi_func: Vivado project, RTL code and testbench of functional test (using NonTrivialMIPS CPU)
    • soc_axi_perf: Vivado project, RTL code and testbench of performance test (using NonTrivialMIPS CPU)
    • soc_run_os: Vivado project and RTL code of a whole SoC (using GS232 CPU, upgraded to 2018.3)
    • soft: RAM initialization files used by the projects above
  • src: RTL code of NonTrivialMIPS CPU
  • vivado: Vivado project and block design of NSCSCC SoC
  • testbench: Testbenches of NonTrivialMIPS CPU / NSCSCC Soc
  • report: Design reports (LaTeX srouce code and rendered PDF)

Remark: out-of-order branch contains a toy dual-issue out-of-order processor.

Build Project

Compiling options

NonTrivialMIPS CPU has some compiling flags that can control the features that will be enabled and parameters (such as cache size and associativity) that will be used. See src/compile_options.svh for details.

Note that inappropriate changes made to these flags may lead to strange or WRONG behaviors of the CPU.

Generate bitstream

You can generate bitstreams that can be programmed to FPGA by following commands:

# for soc project
/path/to/vivado -mode tcl -source scripts/build_soc.tcl vivado/TrivialMIPS.xpr
# for loongson functional test
/path/to/vivado -mode tcl -source scripts/generate_bitstream.tcl loongson/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
# for loongson performance test
/path/to/vivado -mode tcl -source scripts/generate_bitstream.tcl loongson/soc_axi_perf/run_vivado/mycpu_prj1/mycpu.xpr

Vivado 2018.3 is required.

License

All source code under src/ is released under the MIT License with the following exceptions:

Other directories might contain source code or materials that are proprietary or subject to open source licenses and kept in this repository as-is. Should you use these contents, you are aware that you will bear any corresponding legal responsibility or consequences.

You can’t perform that action at this time.