

PY32F002A Datasheet

32-bit ARM® Cortex®-M0+ Microcontroller



Puya Semiconductor (Shanghai) Co., Ltd



PY32F002A Series

32-bit ARM ® Cortex ® -M0+ microcontroller

Features

- Core
 - 32-bit ARM® Cortex® M0+ CPU
 - Up to 24 MHz operating frequency
- Memories
 - Maximum 20 Kbytes of flash memory
 - Up to 3 Kbytes SRAM
- Clock system
 - Internal 8/24 MHz RC Oscillator (HSI)
 - Internal 32.768 KHz RC oscillator (LSI)
 - 4 to 24 MHz crystal oscillator (HSE)
- Power management and reset
 - Operating voltage: 1.7V to 5.5V
 - Low power modes: Sleep and Stop
 - Power-on/Power-down reset (POR/PDR)
 - Brownout Detect Reset (BOR)
- General purpose input and output (I/O)
 - Up to 18 I/Os, all available as external interrupts
 - Driver current 8mA
- 1 x 12-bit ADC
 - Supports up to 9 external input channels
 - Input voltage conversion range: 0 ~ VCC
- Timer

- A 16bit advanced control timer (TIM1)
- 1 general purpose 16-bit timers (TIM16)
- A low-power timer (LPTIM), supports wakeup from stop mode
- An Independent Watchdog Timer (IWDT)
- A SysTick timer
- Communication Interface
 - A Serial Peripheral Interface (SPI)
 - 1 Universal Synchronous / Asynchronous Transceivers (USARTs) with automatic baudrate detection
 - A I2C interface , supports standard mode (100 kHz) , Fast mode (400 kHz) , supports 7-bit addressing mode
- Hardware CRC-32 module
- Two comparators
- Unique UID
- Serial wire debug (SWD)
- Working temperature: -40 to 85°C Package:

SOP8, SOP16,

ESSOP10,TSSOP20,QFN16,QFN20,MSOP10

Content

| Fe | eature | es | 2 |
|----|--------|---------------------------------------------------------------------|----|
| 1. | Int | troduction | 5 |
| 2. | Fu | ınctional overview | 7 |
| | 2.1. | Arm®Cortex®-M0+ core | 7 |
| | 2.2. | Memories | 7 |
| | 2.3. | Boot mode | 7 |
| | 2.4. | Clock System | 8 |
| | 2.5. | Power management | |
| | 2.5 | 5.1. Power block diagram | |
| | 2.5 | 5.2. Power monitoring | 9 |
| | 2.5 | 5.3. Voltage regulator | 10 |
| | 2.5 | 5.4. Low power mode | 10 |
| | 2.6. | Reset | |
| | 2.6 | 6.1. Power reset | |
| | 2.6 | 6.2. System reset | |
| | 2.7. | General-purpose input and output (GPIOs) | 11 |
| | 2.8. | Interrupt | 11 |
| | 2.8 | 8.1. Interrupt controller NVIC | |
| | 2.8 | 8.2. Extended interrupt/event controller (EXTI) | 12 |
| | 2.9. | Analog to digital converter (ADC) | 12 |
| | 2.10. | . Comparator(COMP) | 12 |
| | 2.1 | 10.1. Main features of comparator | 12 |
| | 2.11. | . Timer | 13 |
| | 2.1 | 11.1. Advanced timer | 13 |
| | 2.1 | 11.2. General-purpose timer | 13 |
| | 2.1 | 11.3. Low power timer (LPTIM) | 14 |
| | 2.1 | 11.4. IWDG | 14 |
| | 2.1 | 11.5. SysTick timer | 14 |
| | 2.12. | I2C interface | 14 |
| | 2.13. | . Universal synchronous asynchronous recevicer/ transmitter (USART) | 15 |
| | 2.14. | Serial peripheral interface (SPI) | 16 |
| | 2.15. | | |
| 3. | Pir | n configuration | 18 |
| | 3.1. | Port A multiplexing function mapping | |
| | 3.2. | Port B multiplexing function mapping | |
| | 3.3. | Port F multiplexing function mapping | |
| 4. | | emory Map | |
| 5. | | ectrical characteristics | |
| | 5.1. | Test conditions | |

| | 5.1.1. | . Min and Max | 28 |
|----|-------------|----------------------------------------|----|
| | 5.1.2. | Typical value | 28 |
| 5. | 2. <i>A</i> | Absolute maximum ratings | 28 |
| 5. | 3. (| Operating conditions | 29 |
| | 5.3.1. | General operating conditions | 29 |
| | 5.3.2. | Power on and down operating conditions | 29 |
| | 5.3.3. | Embedded reset and LVD module features | 29 |
| | 5.3.4. | Operating current characteristics | 30 |
| | 5.3.5. | ' | |
| | 5.3.6. | External clock source characteristics | 31 |
| | 5.3.7. | 0 1 3 | 32 |
| | 5.3.8. | | 33 |
| | 5.3.9. | Memory characteristics | 33 |
| | 5.3.10 | | |
| | 5.3.1 | | |
| | 5.3.12 | | |
| | 5.3.13 | | 34 |
| | 5.3.14 | | |
| | 5.3.1 | | |
| | 5.3.16 | 6. Temperature sensor characteristics | 37 |
| | 5.3.17 | | |
| | 5.3.18 | 8. Timer features | 37 |
| | 5.3.19 | 9. Communication port characteristics | 38 |
| 6. | | age information | |
| 6. | .1. 5 | SOP8 package information | 41 |
| 6. | 2. 8 | SOP16 package information | 41 |
| 6. | 3. E | ESSOP10 package information | 42 |
| 6. | | TSSOP20 package information | |
| 6. | 5. (| QFN16 package information | 44 |
| 7. | Orde | ring Information | 46 |
| 8. | Versi | on history | 47 |

1. Introduction

PY32F002A series microcontrollers are MCUs with high performance 32 - bit ARM® Cortex® -M0 + core, wide voltage operating range. It has embedded up to 20 Kbytes flash and 3 Kbytes SRAM memory, a maximum operating frequency of 24 MHz, and contains various products in different package types. The chip integrates multi-channel I2C, SPI, USART and other communication peripherals, one channel 12bit ADC, two16bit timers, and two-channel comparators.

PY32F002A series microcontrollers are -40 °C ~ 85 °C, and the operating voltage range is 1.7V ~ 5.5V. The chip provides sleep and stop low-power operating modes from meeting different low-power applications. The PY32F002A series of microcontrollers are suitable for various application scenarios, such as controllers, portable devices, PC peripherals, gaming and GPS platforms, industrial applications.

Table 1-1 PY32F002A series product features and peripheral counts

| Periph- erals | | PY32F002 AL15S | PY32F002 AW15S | PY32F002 AA15M | PY32F002 AA15N | PY32F002 AF15P | PY32F002 AW15U | PY32F002 AF15U | | | | |
|------------------------|-------------------------------------|-------------------|-------------------|-------------------|-----------------------|-------------------|-------------------|-------------------|--|--|--|--|
| mei (Kb | ash mory oyte) | 20 | 20 | 20 | 20 | 20 | 20 | 20 | | | | |
| | RAM oyte) | 3 | 3 | 3 | 3 | 3 | 3 | 3 | | | | |
| Ti me | Advanced Timer General pup ose time | | | 5 | 1 (16-bit) 1 (16-bit) | | | | | | | |
| r | low pow er time r | 1 | | | | | | | | | | |
| | Sys- Tick | | | | 1 | | | | | | | |
| | Wat chd og | 1 | | | | | | | | | | |
| Со | SPI | 1 | | | | | | | | | | |
| mu ni- | I2C | | | | 1 | | | | | | | |
| cati on Por t | USA RT | 1 | | | | | | | | | | |
| | ersal ort | 6 | 14 | 8 | 8 | 18 | 15 | 19 | | | | |
| Num | ber of DC | 4+2 | 7+2 | 5+2 | 4+2 | 8+2 | 9+2 | 9+2 | | | | |

| Periph- erals | PY32F002 AL15S | PY32F002 AW15S | PY32F002 AA15M | PY32F002 AA15N | PY32F002 AF15P | PY32F002 AW15U | PY32F002 AF15U |
|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| channels | | | | | | | |
| (external | | | | | | | |
| + internal) | | | | | | | |
| Highest | | | | | | | |
| frequency | | | | | | | |
| Operating | | | | 24 MHz | | | |
| Voltage | | | | 24 WII IZ | | | |
| Package | | | | 1.7 ~ 5.5 V | | | |
| Universal port | SOP8 | SOP16 | ESSOP10 | MSOP10 | TSSOP20 | QFN16 | QFN20 |




Figure 1-1 Functional Module

2. Functional overview

2.1. Arm®Cortex®-M0+ core

Arm ® The Cortex ® - M0+ is an entry-level 32-bit Arm Cortex processor designed for a wide range of embedded applications. It provides developers with significant benefits, including:

- Simple structure, easy to learn and program
- Ultra-low power consumption, energy-saving operation
- Reduced code density and more

Cortex-M0+ processor is a 32-bit core optimized for area and power consumption and is a 2-stage pipeline Von Neumann architecture. The processor offers high-end processing hardware, including single-cycle multipliers, through a streamlined but powerful instruction set and an extensively optimized design. Moreover, it delivers the superior performance expected from a 32-bit architecture computer, with a higher coding density than other 8 and 16-bit microcontrollers.

The Cortex-M0+ is tightly coupled with a Nested Vectored Interrupt Controller (NVIC).

2.2. Memories

The on-chip integrated SRAM is accessed by bytes (8 bits), half-word (16bits) or word (32bits).

The on-chip integrated Flash consists of two different physical areas:

- Main flash area, which contains application and user data
- The information area has 2.7KBytes, and it includes the following parts:
 - Option bytes
 - UID bytes
 - System memory

The protection of Flash main memory includes the following mechanisms:

- Read protection(RDP) prevents access from outside.
- Write protection (WRP) control prevents unwanted writes (confuse by program memory pointer from PC). The minimum protection unit for write protection is 4K bytes.
- Option byte write protection, special unlocking design.

2.3. Boot mode

Through BOOT0 pin and boot configuration bit nBOOT1 (stored in Option bytes), three different boot modes can be selected, as shown in the following table:

Boot mode configuration

nBOOT1 bit

X

0

Select Main flash as the boot area

1

1

Select System memory as the boot area

0

Select SRAM as the boot area

Table 2-1Boot configuration

The Boot loader program is stored in the System memory and used to download the Flash program through the USART interface.

2.4. Clock System

After the CPU starts, the default system clock frequency is HSI 8 MHz, and the system clock frequency and system clock source can be reconfigured after the program runs. The high frequency clocks that can be selected are:

- A 8 / 24 MHz configurable internal high precision HSI clock.
- A 32.768 KHz configurable internal LSI clock.
- 4 ~ 24 MHz HSE clock can enable the CSS function to detect HSE. If CSS fails, the hardware will automatically convert the system clock to HSI, and software configures the HSI frequency. Simultaneously, CPU NMI interrupt is generated.

The AHB clock can be divided based on the system clock, and the APB clock can be divided based on the AHB clock. AHB and APB clock frequencies up to 24 MHz.




Figure 2-1 System Clock Structure Diagram

2.5. Power management

2.5.1. Power block diagram




Figure 2-2 Power Block Diagram

Table 2-2 Power Block Diagram

| Serial number | Power supply | Power value | Describe | | | | | |
|---------------|--------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| 1 | VCC | 1.7v ~ 5.5v | The chip is supplied with power through the power pins, and its power supply module is part of the analogue circuit. | | | | | |
| 2 | VCCA | 1.7v ~ 5.5v | Power to most analogue modules from VCC PAD (a separate power supply PAD can also be designed). | | | | | |
| 3 | VCCIO | 1.7v ~ 5.5v | Power supply to IO, from VCC PAD | | | | | |
| 4 | VDD | 1.2v/1.0v ± 10 % | VR supplies power to the main logic circuits and SRAM inside the chip. When the MR is powered, it outputs 1.2v. According to the software configuration, entering the stop mode can be powered by MR or LPR, and the LPR output is determined to be 1.2v or 1.0v. | | | | | |

2.5.2. Power monitoring

2.5.2.1. Power on reset (POR/PDR)

The Power on reset (POR)/Power down reset (PDR) module is designed to provide power-on and power-off reset for the chip. The module keeps working in all modes.

2.5.2.2. Brown-out reset (BOR)

In addition to POR/ PDR, BOR (brown-out reset) is also implemented. BOR can only be enabled and disabled through the option byte.

When the BOR is turned on, the BOR threshold can be selected by the Option byte, and both the rising and falling detection points can be configured individually.




Figure 2-3 POR/PDR/BOR threshold

2.5.3. Voltage regulator

The chip designs two voltage regulators:

- MR (Main regulator) keeps working when the chip is in normal operating state.
- LPR (Low power regulator) provides a lower power consumption option in stop mode.

2.5.4. Low power mode

In addition to the normal operating mode, the chip has 2 low-power modes:

- Sleep mode: Peripherals can be configured to keep working when the CPU clock is off (NVIC, SysTick, etc.). It is recommended only to enable the modules that must work, and close the module after the module works.
- **Stop mode**: In this mode, the contents of SRAM and registers are maintained, HSI and HSE are turned off, and most modules of clocks in the VDD domain are stopped. GPIO, COMP output and LPTIM can wake up stop mode.

2.6. Reset

Two resets are designed in the chip: power and system reset.

2.6.1. Power reset

A power reset occurs in the following situations:

- Power on reset (POR/PDR)
- Brown-out reset (BOR)

2.6.2. System reset

A system reset occurs when the following events occur:

- Reset of NRST pin
- Independent Watchdog Reset (IWDG)
- SYSRESETREQ software reset
- Option byte load reset (OBL)
- Power reset (POR/PDR, BOR)

2.7. General-purpose input and output (GPIOs)

The software configures each GPIO as output (push-pull or open-drain), input (floating, pull-up/down, analog), peripheral multiplexing function, and locking mechanism freeze I/O port configuration function.

2.8. Interrupt

The PY32F002A handles exceptions through the Cortex-M0+ processor's embedded Vectored Interrupt Controller (NVIC) and an Extended Interrupt/Event Controller (EXTI).

2.8.1. Interrupt controller NVIC

NVIC is a tightly coupled IP inside the Cortex-M0+ processor. The NVIC can handle NMI (Non-Maskable Interrupts) and maskable external interrupts from outside the processor and Cortex-M0+ internal exceptions. NVIC provides flexible priority management.

The tight coupling of the processor core to the NVIC greatly reduces the delay between an interrupt event and the initiation of the corresponding interrupt service routine (ISR). The ISR vectors are listed in a vector table, stored at a base address of the NVIC. The vector table base address determines the vector address of the ISR to execute, and the ISR is used as the offset composed of serial numbers.

If a high-priority interrupt event occurs and a low-priority interrupt event is just waiting to be serviced, the laterarriving high-priority interrupt event will be serviced first. Another optimization is called tail-chaining. When returning from a high-priority ISR and then starting a pending low-priority ISR, unnecessary pushes and pops of processor contexts will be skipped. This reduces latency and improves power efficiency.

NVIC features:

- Low latency interrupt handling
- Level 4 Interrupt Priority
- Supports one NMI interrupt
- Supports 32 maskable external interrupts
- Supports 10 Cortex-M0+ exceptions
- High-priority interrupts can interrupt low-priority interrupt responses
- Support tail-chaining optimization

■ Hardware Interrupt Vector Retrieval

2.8.2. Extended interrupt/event controller (EXTI)

EXTI adds flexibility to handle physical wire events and generates wake-up events when the processor wakes up from stop mode.

The EXTI controller has multiple channels, including a maximum of 16 GPIOs, 2 COMP outputs and LPTIM wake-up signals. GPIO and COMP can be configured to be triggered by a rising edge, falling edge or double edge. Any GPIO signal can be configured as EXTIO ~ 15 channel through the select signal.

Each EXTI line can be independently masked through registers.

The EXTI controller can capture pulses shorter than the internal clock period.

Registers in the EXTI controller latch each event. Even in stop mode, after the processor wakes up from stop mode, it can identify the wake-up source or identify the GPIO and event that caused the interrupt.

2.9. Analog to digital converter (ADC)

The chip has a 12-bit SARADC. The module has up to 11 channels to be measured, including 9 external channels and 2 internal channels.

The conversion mode of each channel can be set to single, continuous, sweep, discontinuous mode. Conversion results are stored in left or right-aligned 16-bit data registers.

An analogue watchdog allows the application to detect if the input voltage exceeds a user-defined high or low threshold.

The ADC has been implemented to operate at a low frequency, resulting in lower power consumption.

At the end of sampling, conversion, and continuous conversion, an interrupt request is generated when the conversion voltage exceeds the threshold when simulating the watchdog.

2.10. Comparator(COMP)

The on-chip general purpose comparators (COMP) are integrated and can also be used in combination with timers. Comparators can be used as follows:

- It is triggered by analog signal to generate low power mode wake-up function
- Analog signal regulation
- A current control loop that cycles by cycle when connected to a PWM output from a timer

2.10.1. Main features of comparator

- Each comparator has configurable positive or negative inputs for flexible voltage selection
 - ➤ Multiple I/O pin
 - Power supply VCC
 - Output of temperature sensor
 - Internal reference voltage and 3 fractional values provided by partial voltage (1/4, 1/2, 3/4)
- The hysteresis function is configurable
- Programmable speed and power consumption

- The output can be triggered by a connection to the input of an I/O or timer
 - > OCREF CLR event (Current control for cycle by cycle)
 - Brakes for fast PWM shutdown

Each COMP has interrupt generation capability and is used to wake up the chip from low power modes (sleep and stop modes) (via EXTI)

2.11. Timer

The characteristics of different timers of PY32F002A are shown in the following table:

Capture Comple-Bit Counting Timer **Prescaler** /compare mentary **Types** Width Direction channel output superior, Advanced Down, TIM1 16 bit 1~65536 Timer center aligned General TIM16 16-bit superior 1 ~ 65536 purpose timer

Table 2-3 Timer Features

2.11.1. Advanced timer

The advanced timer (TIM1) consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler. It can be used in various scenarios, including pulse length measurement of input signals (input capture) or generating output waveforms (output compare, output PWM, complementary PWM with dead-time insertion).

TIM1 includes 4 independent channels:

- Input capture
- Output comparison
- PWM generation (edge or center-aligned mode)
- Single pulse mode output

If TIM1 is configured as a standard 16-bit timer, it has the same characteristics as the TIMx timer. Full modulation capability (0-100%) if configured as a 16-bit PWM generator.

In the MCU debug mode, TIM1 can freeze counting.

The timer feature with the same architecture is shared so that the TIM1 can work with other timers for synchronization or event chaining through the timer chaining function.

2.11.2. General-purpose timer

2.11.2.1. TIM16

The general-purpose timer TIM16 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler.

In the MCU debug mode, TIM 16 can freeze counting.

2.11.3. Low power timer (LPTIM)

LPTIM is a 16 -bit up counter with a 3-bit prescaler and only support a single count.

LPTIM can be configured as a stop mode wakeup source.

In the MCU debug mode, LPTIM can freeze the count value.

2.11.4. IWDG

Independent watchdog (IWDG) is integrated in the chip, and this module has the characteristics of high-security level, accurate timing and flexible use. IWDG finds and resolves functional confusion due to software failure and triggers a system reset when the counter reaches the specified timeout value.

The IWDG is clocked by LSI, so even if the main clock fails, it can keep working.

IWDG is the best suited for applications that require the watchdog as a standalone process outside of the main application and do not have high timing accuracy constraints.

Controlling of option byte can enable IWDG hardware mode.

IWDG is the wake-up source of stop mode, which wakes up stop mode by reset.

In the MCU debug mode, IWDG can freeze the count value.

2.11.5. SysTick timer

SysTick counters are specifically for real-time operating systems (RTOS) also can use as standard down counters.

SysTick Features:

- 24-bit count down
- Self-loading capability
- An interrupt can be generated when the counter reaches 0 (maskable)

2.12. I2C interface

I2C (inter-integrated circuit) bus interface connects the microcontroller and the serial I2C bus. It provides multi-master capability and controls all I2C bus specific sequences, protocols, arbitration and timing. Standard (Sm) and fast (Fm) are supported.

I2C Features:

- Slave and master mode
- Multi-host function: can be master or slave
- Support different communication speeds
 - > Standard Mode (Sm): Up to 100 kHz
 - Fast Mode (Fm): up to 400 kHz
- As master
 - Generate Clock
 - Generation of Start and Stop

- As slave
 - Programmable I2C address detection
 - Discovery of the Stop bit
- 7-bit addressing mode
- General call
- Status flag
 - Transmit/receive mode flags
 - Byte transfer complete flag
 - > I2C busy flag bit
- Error flag
 - Master a rbitration loss
 - ACK failure after address/data transfer
 - Start/Stop error
 - Overrun/Underrun (clock stretching function disable)
- Optional Clock Stretching
- Software reset
- Analogue noise filter function

2.13. Universal synchronous asynchronous recevicer/ transmitter (USART)

PY32F002A contains 2 USARTs with precisely the same functions.

The Universal Synchronous Asynchronous Transceiver (USART) provides a flexible method for full-duplex data exchange with external devices using the industry-standard NRZ asynchronous serial data format. The USART utilizes a fractional baudrate generator to provide a wide range of baudrate options.

It supports simultaneous one-way communication and half-duplex single-wire communication, and it also allows multi-processor communication.

Automatic baudrate detection is supported.

USART features:

- Full-duplex asynchronous communication
- NRZ standard format
- Configurable 16 times or 8 times oversampling for increased flexibility in speed and clock tolerance
- Programmable baudrate shared by transmit and receive, up to 4.5Mbit/s
- Automatic baudrate detection
- Programmable data length of 8 or 9 bits
- Configurable stop bits (1 or 2 bits)
- Synchronous mode and clock output function for synchronous communication
- Single-wire half-duplex communication
- Independent transmit and receive enable bits
- Hardware flow control

- Detection flag
 - Receive full buffer
 - Send empty buffer
 - End of transmission
- Parity Control
 - Send check digit
 - Check the received data
- Flagged interrupt sources
 - CTS change
 - Send empty register
 - Send completed
 - Receive full data register
 - Bus idle detected
 - Overflow error
 - Frame error
 - Noise operation
 - Error detection
- Multiprocessor communication
 - If the address does not match, enter silent mode
- Wake-up from silent mode: by idle detection and address flag detection

2.14. Serial peripheral interface (SPI)

PY32F002A contains one SPI.

Serial Peripheral Interface (SPI) allows the chip to communicate with external devices in half-duplex, full-duplex, and simplex synchronous serial communication. This interface can be configured in master mode and provides the communication clock (SCK) for external slave devices. The interface can also work in a multi-master configuration.

The SPI features are as follows:

- Master or slave mode
- 3 -wire full-duplex simultaneous transmission
- 2-wire half-duplex synchronous transmission (with bidirectional data line)
- 2-wire simplex synchronous transmission (no bidirectional data line)
- 8-bit or 16-bit transmission frame selection
- Support multi-master mode
- 8 master mode baudrate prescaler factors (max fPCLK/ 4)
- Slave mode frequency (max fPCLK/4)
- Both master and slave modes can be managed by software or hardware NSS: dynamic change of master/slave operating mode
- Programmable clock polarity and phase
- Programmable data order, MSB first or LSB first

- Dedicated transmit and receive flags that can trigger interrupts
- SPI bus busy status flag
- Motorola mode
- Interrupt-causing master mode faults, overloads

2.15. SWD

The ARM SWD interface allows serial debugging tools to be connected to the PY32F002A.



3. Pin configuration




Figure 3-1 SOP8 Pinout1 PY32F002AL15S




Figure 3-2 ESSOP10 Pinout1 PY32F002AA15M




Figure 3-3 MSOP10 Pinout1 PY32F002AA15N




Figure 3-4 SOP16 Pinout1 PY32F002AW15S




Figure 3-5 QFN16 Pinout1 PY32F002AW15U




Figure 3-6 QFN20 Pinout1 PY32F002AF15U




Figure 3-7 TSSOP20 Pinout1 PY32F002AF15P

Table 3-1 Pin definition terminology and symbols

| Тур | pes | Symbol | Definition | | | | | |
|-----------|-------------------------------|--------|--------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| | | S | Supply pin | | | | | |
| Dowt | to one a | G | Ground p in | | | | | |
| Port type | | I/O | Input/output pin | | | | | |
| | | NC | Undefined | | | | | |
| | | COM | 5V port, support analogue input and output function | | | | | |
| Port st | Port structure | | Reset port, with internal weak pull-up resistor, does not support analog in out and output function | | | | | |
| No | tes | | Unless other specified, all ports are used as floating inputs between and after reset | | | | | |
| Port | Multi- plexing function | | Function selected by GPIOx_AFR register | | | | | |
| function | Addi- tional features | | Directly selected or enabled through peripheral registers | | | | | |

| features | | | | | | | | | | · · | | | | | | | | | | | | | | | | | |
|----------|------------------------------------------------------------|------|-------|--------------|------------------------|-----------|-----------------------|---------------------|-------|-----|----------------------|----------------------|--|--|--|--|--|--|--|---|--|--|--|--|--|-----------|--|
| | Table 3-2 pin definition Package type Note Port function | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | Pack | cage | type | | | | | | | Note Port function | | | | | | | | | | | | | | | | |
| SOP8 L1 | SOP16 W1 ESSOP10 A1 MSOP10N1 TSSOP20 F1 QFN16 W1 | | Reset | Port type | Port struc- ture | Notes | Multiplexing function | Additional features | | | | | | | | | | | | | | | | | | | |
| _ | 9 | 2 | | 8 | - | 13 | PF0-OSC_IN- | 1/0 | СОМ | | USART1_RX | OSC_IN | | | | | | | | | | | | | | | |
| _ | 9 | | | 0 | _ | 13 | (PF0) | 1/0 | COIVI | | I ² C_SDA | 030_11 | | | | | | | | | | | | | | | |
| | | | | | | | PF1- | | | | USART1_TX | | | | | | | | | | | | | | | | |
| - | 10 | 3 | - | 9 | - | 14 | OSC_OUT- | I/O | COM | | I ² C_SCL | OSC_OUT | | | | | | | | | | | | | | | |
| (PF1) | | | | | | | (PF1) | | | | SP1_NSS | | | | | | | | | | | | | | | | |
| 6 | 6 8 4 4 10 5 15 PF2-NRST | | | | | | | I/O | RST | (1) | MCO | NRST | | | | | | | | | | | | | | | |
| | | | | | | | | | | | USART1_CTS | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TIM1_CH3 | ADO INO | | | | | | | | | | | | | | | |
| - | 11 | 4 | - < | 11 | 6 | 16 | PA0 | I/O | COM | | TIM1_CH1N | ADC_IN0 COMP1_INM | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | 4 | | | | | | COMP1_OUT | |
| | | | | | | | | | | | SPI1_MISO | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | SPI1_SCK | | | | | | | | | | | | | | | | |
| | M | | | | | | | | | | USART1_RTS | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | EVENTOUT | COMP4 IND | | | | | | | | | | | | | | | |
| 7 | 12 | 5 | 5 | 12 | 7 | 17 | PA1 | I/O | COM | | SPI1_MOSI | COMP1_INP ADC_IN1 | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TIM1_CH4 | _ | | | | | | | | | | | | | | | |
| | | | | | | TIM1_CH2N | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | MCO | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | SPI1_MOSI | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | USART1_TX | COMP2_INM ADC IN2 | | | | | | | | | | | | | | | |
| 6 | 14 | - | 6 | 13 | 3 8 | 8 18 | PA2 | I/O | СОМ | | SPI1_SCK | | | | | | | | | | | | | | | | |
| | | | | 13 | | | 0 PAZ | | COIVI | | COMP2_OUT | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | I ² C_SDA | | | | | | | | | | | | | | | | |

| | | Pack | cage | type | | | | | | | Note Port | function | | | | |
|---------|----------|------------|----------|------------|----------|----------|-----------------|--------------|------------------------|----------|--------------------------|---------------------|-----|--|-----------|----------------------|
| SOP8 L1 | SOP16 W1 | ESSOP10 A1 | MSOP10N1 | TSSOP20 F1 | QFN16 W1 | QFN20 F1 | Reset | Port type | Port struc- ture | Notes | Multiplexing function | Additional features | | | | |
| | | | | | | | | | | | USART1_RX | | | | | |
| | | | | | | | | | | | EVENTOUT | COMPS IND | | | | |
| 3 | 15 | - | 7 | 14 | 9 | 19 | PA3 | PA3 | PA3 | PA3 | PA3 | I/O | COM | | SPI1_MOSI | COMP2_INP ADC_IN3 |
| | | | | | | | | | | TIM1_CH1 | ADC_INS | | | | | |
| | | | | | | | | | | | I ² C_SCL | | | | | |
| | | | | | | | | | | | SPI1_NSS | | | | | |
| 2 | - | - | 8 | 15 | 10 | 20 | PA4 | I/O | COM | | USART1_CK | ADC_IN4 | | | | |
| | | | | | | | | | | | ENENTOUT | | | | | |
| | | | | | | | | | | | SPI1_SCK | | | | | |
| _ | _ | 3 | 9 | 7 | 11 | 1 | PA5 | I/O | СОМ | | LPTIM_ETR | ADC_IN5 | | | | |
| | | • | Ü | • | | | 17.0 | 1,0 | 00111 | | EVENTOUT | , NBO_III | | | | |
| | | | | | | | | | | | MCO | | | | | |
| | | | | | | | | | | | SPI1_MISO | | | | | |
| | | | | | | | | | | | TIM1_BKIN | | | | | |
| - | 16 | 6 | - | 6 | 12 | 2 | PA6 | I/O | СОМ | | EVENTOUT | ADC_IN6 | | | | |
| | | | | | | | | | | | COMP1_OUT | _ | | | | |
| | | | | | | | | | | | USART1_CK | | | | | |
| | | | | | | | | | | | SPI1_MOSI | | | | | |
| | | | | | | | | | | | TIM1_CH1N | | | | | |
| | | | | | | | | | | | EVENTOUT | | | | | |
| - | 1 | 7 | - | 16 | 13 | 3 | PA7 | I/O | COM | | USART1_TX | ADC_IN7 | | | | |
| | | | | | | | | | | | I ² C_SDA | | | | | |
| | | | | | | | | | | | COMP2_OUT | | | | | |
| | | | | | | | | SPI1_MISO | | | | | | | | |
| | | | | | | | | | | | SPI1_NSS | | | | | |
| _ | 2 | | | 17 | 14 | 4 | PB0 | I/O | СОМ | | TIM1_CH2N | _ | | | | |
| | 2 | _ | | 1 | 14 | | 1 50 | 1/0 | CON | | COMP1_OUT | _ | | | | |
| | | | | | | | | | | | EVENTOUT | | | | | |
| _ | 3 | | - | 19 | 1 | 5 | PB1 | I/O | СОМ | | TIM1_CH3N | COMP1_INM | | | | |
| | | | | | | | | 1,0 | 00111 | | EVENTOUT | ADC_IN9 | | | | |
| 8 | 13 | 10 | 10 | 1 | 17 | - | V _{SS} | S | | | Grou | ı | | | | |
| - | | | - | 18 | - | - | PB2 | I/O | СОМ | | USART1_RX | COMP1_INP | | | | |
| 1 | 4 | 1 | 1 | 20 | 15 | 6 | Vcc | S | | | Digital pow | er supply | | | | |
| | | | | | | | | | | | USART1_CK | | | | | |
| | | | | | | | | | | | TIM1_CH1 | | | | | |
| | | | | | | | | | _ | | МСО | | | | | |
| - | - | - | - | - | 16 | - | PA8 | I/O | СОМ | | EVENTOUT | - | | | | |
| | | | - | - | - 16 | 10 - | | | | | USART1_RX | | | | | |
| | | | | | | | | | | | SPI1_MOSI | | | | | |
| | | | | | | | | | | | I ² C_SCL | | | | | |
| - | 5 | - | - | - | - | - | PA9 | I/O | COM | | USART1_TX | - | | | | |

| USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | Package type | | | | | | | | | | Note Port | function | | | | | | | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|--------------|------------|----------|------------|----------|----------|-------------|------|--------|-------|--------------------------|-----------|---|---|---|--|--|---|--|--|--|--|
| MCO FC SCL EVENTOUT FC SDA TIM1 BK SPI1 SCK USART1 RX USART1 RX USART1 RX USART1 RX USART1 RX USART1 TX FC SDA SPI1 MOSI USART1 TX SPI1 MOSI USART1 RTS TIM1 ETR COMP2_OUT EVENTOUT FC SDA SWDIO EVENTOUT FO SDA SWDIO EVENTOUT FO SDA SWDIO TIM1 CH2 USART1 RX MCO SPI1_MISO TIM1_CH2 USART1 RX MCO SPI1_SCK USART1 TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS | SOP8 L1 | SOP16 W1 | ESSOP10 A1 | MSOP10N1 | TSSOP20 F1 | QFN16 W1 | QFN20 F1 | Reset | | struc- | Notes | Multiplexing function | | | | | | | | | | | |
| FC_SCL EVENTOUT FC_SDA TIM1_BK SPI1_SCK USART1_RX USART1_RX USART1_RX TIM1_CH3 FC_SDA FC_ | | | | | | | | | | | | TIM1_CH2 | | | | | | | | | | | |
| EVENTOUT | | | | | | | | | | | | MCO | | | | | | | | | | | |
| FC_SDA TIM1_BK SPI1_SCK USART1_RX USART1_RX TIM1_CH3 FC_SDA EVENTOUT FC_SCL SPI1_MSS USART1_TX SPI1_MOSI USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT FC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_RX MCO SWCLK USART1_TX EVENTOUT SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_CK SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MCOSI USART1_CK SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MCOSI USART1_CK SPI1_SCK TIM1_CH2 USART1_CK SPI1_MOSI USART1_CK SPI1_MCOSI USART1_CK SPI1_MCOSI | | | | | | | | | | | | I ² C_SCL | | | | | | | | | | | |
| TIM1_BK SPI1_SCK USART1_RX USART1_RX TIM1_CH3 FC_SDA FVENTOUT FC_SCL SPI1_NSS USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT FVENTOUT FC_SDA SWDIO FVENTOUT FC_SDA SWDIO FVENTOUT FC_SDA SWDIO FVENTOUT FVENTOUT FVENTOUT FVENTOUT FVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_TX FVENTOUT SPI1_MISO TIM1_CH2 USART1_TX FVENTOUT MCO SWCLK USART1_TX FVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_TX FVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS FVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS FVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| SPI1_SCK USART1_RX USART1_RX USART1_RX USART1_RX TIM1_CH3 PC_SCL SPI1_NSS USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT PC_SDA SWDIO EVENTOUT PC_SDA PC_SDA | | | | | | | | | | | | | | | | | | | | | | | |
| USART1_RX | | | | | | | | | | | | | | | | | | | | | | | |
| USARTI_RX TIM1_CH3 PC_SDA EVENTOUT PC_SCL SPI1_NSS USARTI_TX SPI1_MOSI USARTI_RTS TIM1_ETR COMP2_OUT EVENTOUT PC_SDA EVENTOUT PC_SCL SPI1_MOSI USARTI_TX SPI1_MOSI USARTI_RTS TIM1_ETR COMP2_OUT EVENTOUT PC_SDA SWDIO EVENTOUT PC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USARTI_RX MCO SWCLK USARTI_TX MCO SWCLK USARTI_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USARTI_RTS EVENTOUT SPI1_MOSI USARTI_RTS EVENTOUT SPI1_MOS | | | | | | | | | | | | | | | | | | | | | | | |
| TIM1_CH3 PC_SDA EVENTOUT PC_SCL SPI1_NSS USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT PC_SDA SWDIO EVENTOUT PC_SDA SWDIO EVENTOUT PC_SDA SWDIO EVENTOUT PC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_ETR COMP2_UT EVENTOUT PC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_ETR COMP2_UT EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_TX EVENTOUT EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_TX EVENTOUT COMP2_INM SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_CK SPI1_MOSI | | | | | | | | | | | | | | | | | | | | | | | |
| PA10 | | | | | | | | | | | | | | | | | | | | | | | |
| 2 PA10 | | | | | | | | | | | | | • | | | | | | | | | | |
| PC_SCL SPI1_NSS USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT PC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_TX EVENTOUT COMP2_USART1_TX COMP2_USART1_CK CO | | | | | | | | | | | | | | | | | | | | | | | |
| SPI1_NSS USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT I²C_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_RX MCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT COMP2_INM COMP2_IMM COMP2_IM | 2 | - | - | - | - | - | - | PA10 | I/O | СОМ | | | - | | | | | | | | | | |
| USART1_TX SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT I²C_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT COMP2_INM SPI1_MISO COMP2_INM SPI1_MOSI USART1_RTS COMP2_INM SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_CK COMP2_INM SPI1_MOSI USART1_CK SPI1_MOSI USART1_C | | | | | | | | | | | V | | | | | | | | | | | | |
| SPI1_MOSI USART1_RTS TIM1_ETR COMP2_OUT EVENTOUT IPC_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_RX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MISO COMP2_INM SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_RTS EVENTOUT SPI1_MOSI USART1_CK SPI1_MOSI USART | | | | | | | | | | | | | | | | | | | | | | | |
| - - 2 - 2 - 2 - PA12 | | | | | | | | | | | | | | | | | | | | | | | |
| 2 - 2 - PA12 | | | | | | | | | | | | | | | | | | | | | | | |
| 2 - 2 - PA12 | | - | | | | | | | | | | | | | | | | | | | | | |
| COMP2_OUT EVENTOUT I²C_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK US | - | | - | 2 | - | - | 2 | - | PA12 | 1/0 | СОМ | | | - | | | | | | | | | |
| 12C_SDA SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_TX EVENTOUT MCO MCO SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK U | | | | | | | | _ | - | • | - | - | - | - | - | 2 | | | | | | | |
| SWDIO EVENTOUT SPI1_MISO TIM1_CH2 USART1_RX MCO WCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK USART1_ | | | | | | | | | | | | | | | | | | | P | | | | |
| 5 6 8 2 2 3 7 PA13(SWDIO) I/O COM (2) | | | | | | | | | | | | | | | | | | | | | | | |
| 5 6 8 2 2 3 7 PA13(SWDIO) I/O COM (2) SPI1_MISO TIM1_CH2 USART1_RX MCO SWCLK 4 7 9 3 3 4 8 PA14(SWCLK) I/O COM (2) USART1_TX EVENTOUT MCO 4 4 - 9 PB3 I/O COM SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MISO TIM1_CH2 USART1_TX EVENTOUT SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| 5 6 8 2 2 3 7 PA13(SWDIO) I/O COM (2) TIM1_CH2 USART1_RX MCO 4 7 9 3 3 4 8 PA14(SWCLK) I/O COM (2) SWCLK USART1_TX EVENTOUT MCO 4 4 - 9 PB3 I/O COM SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | - | | | | | | | | | |
| USART1_RX MCO SWCLK USART1_TX EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT COMP2_INM SPI1_MOSI USART1_CK USART1_CK COMP2_INM SPI1_MOSI USART1_CK USART1_CK SPI1_MOSI USART1_CK | 5 | 6 | 8 | 2 | 2 | 3 | 7 | PA13(SWDIO) | I/O | СОМ | (2) | _ | - | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | | | | | | | |
| 4 7 9 3 3 4 8 PA14(SWCLK) I/O COM (2) USART1_TX EVENTOUT MCO 4 4 - 9 PB3 I/O COM SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| 4 4 - 9 PB3 I/O COM (2) EVENTOUT MCO SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| MCO | 4 | 7 | 9 | 3 | 3 | 4 | 8 | PA14(SWCLK) | I/O | COM | (2) | | - | | | | | | | | | | |
| 4 4 - 9 PB3 I/O COM SPI1_SCK TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| 4 4 - 9 PB3 I/O COM TIM1_CH2 USART1_RTS EVENTOUT SPI1_MOSI USART1_CK | | V | | | | | | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | | | | | | | | |
| EVENTOUT SPI1_MOSI USART1_CK | 4 | - | _ | - | 4 | - | 9 | PB3 | I/O | COM | | | COMP2_INM | | | | | | | | | | |
| SPI1_MOSI USART1_CK | | | | | | | | | | | | | | | | | | | | | | | |
| USART1 CK | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | USART1_CK | | | | | | | | | | | |
| - - - - 10 PB5 I/O COM | - | - | - | - | - | - | 10 | PB5 | I/O | COM | Л | | - | | | | | | | | | | |
| COMP1_OUT | | | | | | | | | 1/0 | | | | <u> </u> | | | | | | | | | | |
| USART1 TX | | | | | | | | | | | | | | | | | | | | | | | |
| - - - 3 5 - 11 PB6 I/O COM | - | - | - | 3 | 5 | - | 11 | PB6 | I/O | COM | | TIM1_CH3 | COMP2_INP | | | | | | | | | | |

| | | Pack | cage | type | | | | | | | Note Port | function |
|---------|---|------|-------|--------------|------------------------|-------|--------------------------|------------------------|-----|-----|----------------------|----------|
| SOP8 L1 | | | Reset | Port type | Port struc- ture | Notes | Multiplexing function | Additional features | | | | |
| | | | | | | | | | | | I ² C_SCL | |
| | | | | | | | | | | | LPTIM_ETR | |
| | | | | | | | | | | | EVENTOUT | |
| - | - | - | - | 5 | • | 12 | PF4-BOOT0 | I/O | COM | (3) | - | BOOT0 |

Note:

- (1) Selecting PF2 or NRST is configured through option bytes.
- (2) After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.
- (3) PF4 -BOOT0 is the default digital input mode, and the pull-down is enabled.

3.1. Port A multiplexing function mapping

Table 3-3 Port A multiplexing function mapping

| Port | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|------|-----------|------------|-----------|------|---------|------------|-----------|-----------|
| | - | USART1 CTS | - | - | - | - | - | COMP1 OUT |
| PA0 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | - | | SPI1 MISO | | - | TIM1 CH3 | TIM1 CH1N | |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| | SPI1_SCK | USART1_RTS | = | - | | - | - | EVENTOUT |
| PA1 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | - | | SPI1_MOSI | - | - | TIM1_CH4 | TIM1_CH2N | MCO |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DAG | SPI1_MOSI | USART1_TX | | - | | - | - | COMP2_OUT |
| PA2 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | - | - | SPI1_SCK | - | I2C_SDA | | - | - |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA3 | - | USART1_RX | - | = | | - | - | EVENTOUT |
| PAS | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | = | | SPI1_MOSI | = | I2C_SCL | TIM1_CH1 | - | - |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA4 | SPI1_NSS | USART1_CK | = | = | | | - | EVENTOUT |
| PA4 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | - | | - | - | - | | - | |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA5 | SPI1_SCK | - | - | | - | LPTIM1_ETR | - | EVENTOUT |
| FAS | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | | | - | - | - | | - | MCO |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA6 | SPI1_MISO | | TIM1_BKIN | | - | | - | COMP1_OUT |
| 1 70 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_CK | - | - | - | - | - | - | |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| ΡΔ7 | SPI1_MOSI | | TIM1_CH1N | - | | | EVENTOUT | COMP2_OUT |
| PA7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_TX | | SPI1_MISO | - | I2C_SDA | - | - | - |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA8 | | USART1_CK | TIM1_CH1 | - | | MCO | - | EVENTOUT |
| | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |

| | USART1_RX | | SPI1_MOSI | = | I2C_SCL | - | - | - |
|------|-----------|------------|-----------|------|---------|-----------|---------|-----------|
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DAG | | USART1_TX | TIM1_CH2 | - | | MCO | I2C_SCL | EVENTOUT |
| PA9 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_RX | - | SPI1_SCK | - | I2C_SDA | TIM1_BKIN | - | - |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DA40 | | USART1_RX | TIM1_CH3 | - | | | I2C_SDA | EVENTOUT |
| PA10 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_TX | - | SPI1_NSS | - | I2C_SCL | - | - | - |
| DA40 | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PA12 | SPI1_MOSI | USART1_RTS | TIM1_ETR | - | | EVENTOUT | I2C_SDA | COMP2_OUT |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DA42 | SWDIO | | _ | - | - | - | - | EVENTOUT |
| PA13 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_RX | - | SPI1_MISO | - | - | TIM1_CH2 | - | MCO |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DA44 | SWCLK | USART1_TX | _ | - | | - | | EVENTOUT |
| PA14 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | - | - | - | - | - | - | - | MCO |

3.2. Port B multiplexing function mapping

Table 3-4 Port B multiplexing function mapping

| Port | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|------|-----------|----------|-----------|------------|-----|-----------|---------|-----------|
| PB0 | SPI1_NSS | | TIM1_CH2N | - | - | EVENTOUT | - | COMP1_OUT |
| DD4 | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB1 | | | TIM1_CH3N | - | - | - | - | EVENTOUT |
| DDO | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB2 | USART1_RX | | - | | - | - | - | - |
| DDO | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB3 | SPI1_SCK | TIM1_CH2 | - | USART1_RTS | | - | | - |
| DDF | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB5 | SPI1_MOSI | | | USART1_CK | | LPTIM_IN1 | - | COMP1_OUT |
| DDO | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB6 | USART1_TX | TIM1_CH3 | | - | | LPTIM_ETR | I2C_SCL | EVENTOUT |
| DD7 | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PB7 | USART1_RX | - | | - | | - | I2C_SDA | EVENTOUT |

3.3. Port F multiplexing function mapping

Table 3-5 Port F multiplexing function mapping

| Port | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|--------------|-----------|-----|----------|------|---------|------|------|------|
| | - | ı | | - | | ı | - | - |
| PF0-OSC_IN | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_RX | | - | - | I2C_SDA | ı | - | - |
| | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| DE4 OOO OUT | - | - | - | - | | - | - | - |
| PF1_OSC_OUT | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| | USART1_TX | | SPI1_NSS | - | I2C_SCL | | - | - |
| DEC NOOT | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PF2-NRST | - | - | - | - | | - | MCO | - |
| DE 1 DO 0 TO | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
| PF4-BOOT0 | - | - | - | - | - | - | - | - |

4. Memory Map




Figure 4-1 Memory map

Table 4-1 Memory address

| Type | Boundary Address | Size | Memory Area | Description |
|------|-------------------------|------------|-------------------|-------------------------------------------|
| | 0x2000 0C00-0x3FFF FFFF | 512 MBytes | Reserved | - |
| SRAM | 0x2000 0000-0x2000 0BFF | 3 KBytes | SRAM | SRAM up to 3 kBytes depending on hardware |
| | 0x1FFF 1000-0x1FFF FFFF | 4 KBytes | Reserved | - |
| | 0x1FFF 0F80-0x1FFF 0FFF | 128 Bytes | Reserved | - |
| | 0x1FFF 0F00-0x1FFF 0F7F | 128 Bytes | Factory config | Storing HSI trimming data |
| | 0x1FFF 0E80-0x1FFF 0EFF | 128 Bytes | Option bytes | Option bytes |
| Code | 0x1FFF 0E00-0x1FFF 0E7F | 128 Bytes | UID | Unique ID |
| | 0x1FFF 0000-0x1FFF 07FF | 2 KBytes | System memory | Boot loader |
| | 0x0800 8000-0x1FFE FFFF | 384 MBytes | Reserved | - |
| | 0x0800 0000-0x0800 4FFF | 20 KBytes | Main flash memory | - |
| | 0x0000 5000-0x07FF FFFF | 8 MBytes | Reserved | - |

| Type | Boundary Address | Size | Memory Area | Description |
|------|-------------------------|-----------|---------------------------------------|-------------|
| | 0x0000 0000-0x0000 4FFF | | Selected based on Boot configuration: | - |
| | | 20 KBytes | 1) Main flash memory | |
| | | | 2) System memory | |
| | | | 3) SRAM | |

Note:

Except for 0x1FFF 0E00-0x1FFF 0E7F, the above spaces are marked as reserved spaces, which cannot be written and read as 0 with response error.

Table 4-2 Peripheral register address

| Bus | Boundary Address | Size | Peripheral |
|--------|-------------------------|-----------|-------------------------|
| | 0xE000 0000-0xE00F FFFF | 1Mbytes | M0+ |
| | 0x5000 1800-0x5FFF FFFF | 256MBytes | Reserved ⁽¹⁾ |
| | 0x5000 1400-0x5000 17FF | 1KBytes | GPIOF |
| | 0x5000 1000-0x5000 13FF | 1KBytes | Reserved |
| IOPORT | 0x5000 0C00-0x5000 0FFF | 1Kbytes | Reserved |
| | 0x5000 0800-0x5000 0BFF | 1Kbytes | Reserved |
| | 0x5000 0400-0x5000 07FF | 1Kbytes | GPIOB |
| | 0x5000 0000-0x5000 03FF | 1Kbytes | GPIOA |
| | 0x4002 3400-0x4FFF FFFF | | Reserved |
| | 0x4002 300C-0x4002 33FF | 11/hytop | Reserved |
| | 0x4002 3000-0x4002 3008 | 1Kbytes | CRC |
| | 0x4002 2400-0x4002 2FFF | | Reserved |
| | 0x4002 2124-0x4002 23FF | 11/Dutos | Reserved |
| | 0x4002 2000-0x4002 2120 | 1KBytes | Flash |
| | 0x4002 1C00-0x4002 1FFF | 3KBytes | Reserved |
| AHB | 0x4002 1888-0x4002 1BFF | | Reserved |
| | 0x4002 1800-0x4002 1884 | 1Kbytes | EXTI (2) |
| | 0x4002 1400-0x4002 17FF | 1Kbytes | Reserved |
| | 0x4002 1064-0x4002 13FF | | Reserved |
| | 0x4002 1000-0x4002 1060 | 1KBytes | RCC (2) |
| | 0x4002 0C00-0x4002 0FFF | 1KBytes | Reserved |
| | 0x4002 0000-0x4002 03FF | 1KBytes | Reserved |
| | 0x4001 5C00-0x4001 FFFF | 32KBytes | Reserved |
| | 0x4001 5880-0x4001 5BFF | 41/D: 400 | Reserved |
| | 0x4001 5800-0x4001 587F | 1KBytes | DBG |
| | 0x4001 4C00-0x4001 57FF | 3KBytes | Reserved |
| | 0x4001 4800-0x4001 4BFF | 1KBytes | Reserved |
| | 0x4001 4450-0x4001 47FF | 1I/Dutoo | Reserved |
| APB | 0x4001 4400-0x4001 404C | 1KBytes | TIM16 |
| | 0x4001 3C00-0x4001 43FF | 2KBytes | Reserved |
| | 0x4001 381C-0x4001 3BFF | 1KBytes | Reserved |
| | 0x4001 3800-0x4001 3018 | INDyles | USART1 |
| | 0x4001 3400-0x4001 37FF | 1Kbytes | Reserved |
| | 0x4001 3010-0x4001 33FF | 1Kbytes | Reserved |
| | 0x4001 3000-0x4001 300C | INDYLES | SPI1 |

| Bus | Boundary Address | Size | Peripheral |
|-----|-------------------------|------------|-----------------|
| | 0x4001 2C50-0x4001 2FFF | 1Khytoo | Reserved |
| | 0x4001 2C00-0x4001 2C4C | 1Kbytes | TIM1 |
| | 0x4001 2800-0x4001 2BFF | 1Kbytes | Reserved |
| | 0x4001 270C-0x4001 27FF | 11/by to 0 | Reserved |
| | 0x4001 2400-0x4001 2708 | 1Kbytes | ADC |
| | 0x4001 0400-0x4001 23FF | 8Kbytes | Reserved |
| | 0x4001 0220-0x4001 03FF | | Reserved |
| | 0x4001 0200-0x4001 021F | 1KBytes | COMP1 and COMP2 |
| | 0x4001 0000-0x4001 01FF | | SYSCFG |
| | 0x4000 B400-0x4000 FFFF | 19KBytes | Reserved |
| | 0x4000 B000-0x4000 B3FF | 1KBytes | Reserved |
| | 0x4000 8400-0x4000 AFFF | 11KBytes | Reserved |
| | 0x4000 8000-0x4000 83FF | 1KBytes | Reserved |
| | 0x4000 7C28-0x4000 7FFF | 1KPytos | Reserved |
| | 0x4000 7C00-0x4000 7C24 | 1KBytes | LPTIM |
| | 0x4000 7400-0x4000 7BFF | 2KBytes | Reserved |
| | 0x4000 7018-0x4000 73FF | | Reserved |
| | 0x4000 7000-0x4000 7014 | 1KBytes | PWR (3) |
| | 0x4000 5800-0x4000 6FFF | 6KBytes | Reserved |
| | 0x4000 5434-0x4000 57FF | 1KPyton | Reserved |
| | 0x4000 5400-0x4000 5430 | 1KBytes | 12C |
| | 0x4000 4800-0x4000 53FF | 3KBytes | Reserved |
| | 0x4000 4400-0x4000 47FF | 1KBytes | Reserved |
| | 0x4000 3C00-0x4000 43FF | 1KBytes | Reserved |
| | 0x4000 3800-0x4000 3BFF | 1KBytes | Reserved |
| | 0x4000 3400-0x4000 37FF | 1KBytes | Reserved |
| | 0x4000 3014-0x4000 33FF | 1KBytes | Reserved |
| | 0x4000 3000-0x4000 0010 | INDytes | IWDG |
| | 0x4000 2C00-0x4000 2FFF | 1KBytes | Reserved |
| | 0x4000 2800-0x4000 2BFF | 1KBytes | Reserved |
| | 0x4000 2400-0x4000 27FF | 1KBytes | Reserved |
| | 0x4000 2000-0x4000 23FF | 1KBytes | Reserved |
| | 0x4000 1800-0x4000 1FFF | 2KBytes | Reserved |
| | 0x4000 1400-0x4000 17FF | 1KBytes | Reserved |
| | 0x4000 1000-0x4000 13FF | 1KBytes | Reserved |
| | 0x4000 0800-0x4000 0FFF | 2KBytes | Reserved |
| | 0x4000 0400-0x4000 07FF | 1Kbytes | Reserved |
| | 0x4000 0000-0x4000 03FF | 1KBytes | Reserved |

Note:

- (1) The address space marked as Reserved by AHB in the above table cannot be written, read is 0, and a hardfault is generated. The address space marked as Reserved by APB cannot be written, read back as 0, but no hardfault will be generated.
- (2) Not only supports 32 bit word access, but also supports halfword and byte access.
- (3) Not only supports 32 bit word access, but also supports half word access.

5. Electrical characteristics

5.1. Test conditions

All voltages are referenced to VSS unless otherwise specified.

5.1.1. Min and Max

Unless otherwise specified, the chip is screened by mass production testing at ambient temperature $T_A = 25^{\circ}C$ and $T_A = T_{A(max)}$, guaranteed to reach the minimum value and maximum value under the worst ambient temperature, supply voltage and clock frequency conditions.

Based on electrical characterization results, design simulations, and/or process parameters noted below the table, not tested in production. Minimum and maximum values are referenced to sample testing and averaged plus or minus three times the standard deviation.

5.1.2. Typical value

Unless otherwise specified, typical data is based on $T_A = 25$ °C and VCC = 3.3V. These data are for design guidance only and have not been tested.

Typical ADC accuracy values are obtained by sampling a standard batch, tested under all temperature ranges, and 95% of the chip error is less than or equal to the given value.

5.2. Absolute maximum ratings

If the applied voltage exceeds the absolute maximum value given in the table below, it may cause permanent damage to the chip. Only the strength ratings that can be tolerated are listed here, and it does not imply that the functional operation of the device is correct under these conditions. Operating under maximum conditions for a long time may affect the reliability of the chip.

Table 5-1 Voltage characteristics (1)

Symbol Describe Minimum value Maxim

| Symbol | Describe | Minimum value | Maximum value | Unit |
|-----------------|-----------------------------|---------------|---------------|------|
| VCC | External mains power supply | -0.3 | 6.25 | V |
| V _{IN} | Input voltage of other pins | -0.3 | VCC+0.3 | V |

(1) Power supply VCC and ground VSS pins must always be connected to the external power supply within the allowable range.

Table 5-2 Current characteristics

| Symbol | Describe | Maximum value | Unit |
|----------|------------------------------------------------------------|---------------|------|
| Ivcc | Flowing into VCC pin (supply current) (1) | 100 | |
| Ivss | Total current flowing out of VSS pin (outflow current) (1) | 100 | Л |
| | Output sink current of COM IO | 20 | mA |
| IIO(PIN) | Source current for all IOs | - 20 | |

(1) Power supply VCC and ground VSS pins must always be connected to the external power supply within the allowable range.

Table 5-3 Temperature characteristics

| Symbol | Describe | Value | Unit |
|------------------|------------------------------|------------|------|
| T _{STG} | Storage temperature range | -65 ~ +150 | °C |
| To | Range of working temperature | - 40 ~ +85 | °C |

5.3. Operating conditions

5.3.1. General operating conditions

Table 5-4 General operating conditions

| Symbol | Parameter | Condition | Minimum | Maximum value | Unit |
|-------------------|------------------------------|-----------|---------|---------------|------------|
| f _{HCLK} | Internal AHB clock frequency | - | 0 | 24 | MHz |
| f _{PCLK} | Internal APB Clock Frequency | - | 0 | 24 | MHz |
| VCC | Standard working voltage | - | 1.7 | 5.5 | V |
| VIN | IO input voltage | - | -0.3 | VCC+0.3 | V |
| TA | ambient temperature | - | -40 | 85 | $^{\circ}$ |
| TJ | Junction temperature | - | -40 | 90 | $^{\circ}$ |

5.3.2. Power on and down operating conditions

Table 5-5 Power on and Power down Operating Conditions

| Symbol | Parameter | Condition | Minimum | Maximum value | Unit |
|--------|----------------|-----------|---------|---------------|------|
| 4 | VCC rise rate | | 0 | 8 | |
| tvcc | V CC fall rate | - | 20 | ∞ | us/V |

5.3.3. Embedded reset and LVD module features

Table 5-6 Embedded Reset Module Features

| Symbol | Parameter | Condition | Minimum | Typical value | Maximum value | Unit |
|---------------------------------------|-----------------------|--------------|---------------------|---------------|---------------------|------|
| trsttempo ⁽¹⁾ | Reset time | - | - | 4.0 | 7.5 | ms |
| N. | POR/PDR reset thresh- | rising edge | 1.50 ⁽²⁾ | 1.6 0 | 1.70 | V |
| V _{POR/PDR} | old | falling edge | 1.45 ⁽¹⁾ | 1.55 | 1.65 ⁽²⁾ | V |
| W | DOD throohold 1 | rising edge | 1.70 (2) | 1.80 | 1.90 | V |
| V _{BOR1} | BOR threshold 1 | falling edge | 1.60 | 1.70 | 1.80 ⁽²⁾ | V |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | BOR threshold 2 | rising edge | 1.90 ⁽²⁾ | 2.00 | 2.10 | V |
| V _{BOR2} | | falling edge | 1.80 | 1.90 | 2.00 (2) | V |
| V _{BOR3} | BOR threshold 3 | rising edge | 2.10 (2) | 2.20 | 2.30 | V |
| V BOIG | | falling edge | 2.00 | 2.10 | 2.20 (2) | V |
| V _{BOR4} | BOR threshold 4 | rising edge | 2.30 (2) | 2.40 | 2.50 | V |
| V BUR4 | BOK tillesilolu 4 | falling edge | 2.20 | 2.30 | 2.40 (2) | V |
| V | DOD throubold 5 | rising edge | 2.50 (2) | 2.60 | 2.70 | V |
| V _{BOR5} | BOR threshold 5 | falling edge | 2.40 | 2.50 | 2.60 (2) | V |

| Symbol | Parameter | Condition | Minimum | Typical value | Maximum value | Unit |
|------------------------------|------------------------------|--------------|----------|---------------|---------------|------|
| V _{BOR6} | BOR threshold 6 | rising edge | 2.70 (2) | 2.80 | 2.90 | V |
| V BOR6 | BOR tillesiloid o | falling edge | 2.60 | 2.70 | 2.80 (2) | V |
| V _{BOR7} | BOR threshold 7 | rising edge | 2.90 (2) | 3.00 | 3.10 | V |
| | | falling edge | 2.80 | 2.90 | 3.00 (2) | V |
| V | BOR threshold 8 | rising edge | 3.10 (2) | 3.20 | 3.30 | V |
| V _{BOR8} | | falling edge | 3.00 | 3.10 | 3.20 (2) | V |
| VPOR_PDR_hyst ⁽¹⁾ | POR / PDR hysteresis voltage | - | | 50 | | mV |
| I _{dd(BOR)} | BOR power consump- tion | | | 0.6 | | uA |

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

5.3.4. Operating current characteristics

Table 5-7 Run mode current

| | | | Condi | ition | | | Typical | Maximum | | |
|----------|--------------|----------------|------------|----------------|------------------|----------------|----------------------|---------|------|----|
| Symbol | System clock | Frequency | Code | Run | Peripheral clock | FLASH sleep | value ⁽¹⁾ | value | Unit | |
| | | 24MHz | | | ON | DISABLE | 1.5 | - | | |
| | HSI | | 24101112 | | | OFF | DISABLE | 0.9 | - | mA |
| | | 8MHz | | | ON | DISABLE | 0.7 | ı | | |
| IDD(run) | | OIVIFIZ | Mbile(1) | While(1) Flash | OFF | DISABLE | 0.5 | - | | |
| (ומוו) | 1 61 | LSI 32.768kHz | vviille(1) | Flasii | ON | DISABLE | 170 | ı | uA | |
| | LOI | | | | OFF | DISABLE | 170 | ı | uA | |
| | LSI | 1 CI 22 760kHz | | | ON | ENABLE | 95 | - | | |
| | | LSI 32.768kHz | | | OFF | ENABLE | 95 | - | uA | |

(1) Data is based on assessment results and is not tested in production.

surface 5-8Sleep mode current

| | | Cond | ition | | Typical | Maximum | |
|------------|--------------|-----------|------------------|----------------|----------------------|---------|------|
| Symbol | System clock | Frequency | Peripheral clock | FLASH sleep | value ⁽¹⁾ | value | Unit |
| | | 24MHz | ON | DISABLE | 1 | - | mA |
| | HSI | | OFF | DISABLE | 0.6 | - | mA |
| | | 8MHz | ON | DISABLE | 0.5 | - | mA |
| IDD(sleep) | | | OFF | DISABLE | 0.35 | - | mA |
| iDD(sieeb) | LSI | 32.768kHz | ON | DISABLE | 170 | - | uA |
| | LOI | | OFF | DISABLE | 170 | - | uA |
| | LSI | 32.768kHz | ON | ENABLE | 95 | - | uA |
| | | | OFF | ENABLE | 96 | - | uA |

(1) Data is based on assessment results and is not tested in production.

Table 5-9Stop mode current

| Symbol Condition | Unit |
|------------------|------|
|------------------|------|

| | vcc | VDD | MR/LPR | LSI | Peripheral clock | Typical value ⁽¹⁾ | Maximum value | |
|------------------------|----------|------|--------|-----|------------------|------------------------------|---------------|----|
| | | 1.2V | MR | - | - | 70 | - | |
| | | | - LPR | ON | IWDG+LPTIM | 6 | - | |
| | | 1.2V | | | IWDG | 6 | - | |
| | | 1.20 | | | LPTIM | 6 | - | |
| I _{DD} (stop) | 1.7~5.5V | | | OFF | No | 6 | - | uA |
| | | | | | IWDG+LPTIM | 4.5 | - | |
| | | 1.0V | | ON | IWDG | 4.5 | - | |
| | | 1.00 | | | LPTIM | 4.5 | | |
| | | | | OFF | No | 4.5 | - | |

(1) Data is based on assessment results and is not tested in production.

5.3.5. Low power mode wake-up time

Table 5-10 Low power mode wake-up time

| Symbol | Para | meters ⁽¹⁾ | Condition | | Typical value ⁽²⁾ | maxi- mum value | unit |
|----------|------------------|-----------------------|-------------------------------------------------|-------------|------------------------------|-----------------------|------|
| Twusleep | Wake-up sleep | time from | - | | 1.65 | | us |
| | Wake- | Powered by MR | Execute program in Flas Mhz) as system clock | sh, HSI (24 | 3.5 | | us |
| Twustop | up time | Powered | Execute program in | VDD=1.2V | 6 | | |
| | stop by LPR | | Flash, HSI as system clock VDD=1.0V | | 6 | | us |

- (1) The wake-up time is measured from the wake-up time until the first instruction is read by the user program.
- (2) Data is based on assessment results and is not tested in production.

5.3.6. External clock source characteristics

5.3.6.1. External high-speed clock

In the bypass mode of HSE (the HSEBYP of RCC_CR is set), when the high-speed start-up circuit in the chip stops working, the corresponding IO is used as a standard GPIO.




Figure 5-1 External high-speed clock timing diagram

| Symbol | Parameters ⁽¹⁾ | Minimum | Typical value | Maximum value | Unit |
|-----------------------------------------|-------------------------------|---------|---------------|---------------|------|
| f _{HSE_ext} | User external clock frequency | 0 | 8 | 24 | MHz |
| V _{HSEH} | Input pin high level voltage | 0.7VCC | | VCC | ., |
| VHSEL | Input pin low level voltage | Vss | | 0.3VCC | V |
| tw(HSEH) tw(HSEL) | Enter high or low time | 15 | | | ns |
| $t_{\text{r(HSE)}}$ $t_{\text{f(HSE)}}$ | Enter the rise/fall time | - | | 20 | ns |

Table 5-11 External high-speed clock features

5.3.6.2. External high-speed crystal

An external 4~32MHz crystal/ceramic resonator. In the application, the crystal and load capacitors should be as close as possible to the pins to minimize output distortion and start-up settling time.

| Symbol | Parameter | Condition ⁽¹⁾ | Mini- mum ⁽²⁾ | Typi- cal value | Maxi- mum ⁽²⁾ | Unit |
|---------------------|-----------------------|---------------------------------------------|-----------------------------|-----------------------|-----------------------------|------|
| f _{OSC_IN} | Oscillation frequency | - | 4 | | 32 | MHz |
| | HSE power consumption | During startup VCC=3V, Rm=30Ω, CL=10pF@8MHz | | 0.58 | 5.5 | |
| | | VCC=3V,Rm=45Ω, CL=10pF@8MHz | | 0.59 | | |
| IDD ⁽⁴⁾ | | VCC=3V,Rm=30Ω, CL=5pF@24MHz | | 0.89 | | mA |
| | | VCC=3V,Rm=30 Ω , CL=10pF@24MHz | | 1.10 | | |
| | | VCC=3V,Rm=30Ω, CL=20pF@24MHz | | 1.90 | | |
| tSU (HSE) (3) | Start Time | fosc_in=24MHz | | 3 | | ms |
| (4) | | fosc_in=4MHz | | 15 | | ms |

Table 5-12 External high-speed crystal characteristics

- (1) Crystal/ceramic resonator characteristics are based on the manufacturer datasheet.
- (2) Guaranteed by design, not tested in production.
- $t_{SU(HSE)}$ is the start-up time from enable (by software) to the clock oscillation reaches stability, measured for a standard crystal/resonator, which can vary greatly from one crystal/resonator to another.
- (4) Data is based on assessment results and is not tested in production.

5.3.7. Internal high frequency clock source HSI characteristics

Table 5-13 Internal high frequency clock source characteristics

| Symbol | Parameter | Condition | Mini- mum | Typi- cal value | Maxi- mum | Unit |
|------------------|---------------|-------------------------------|--------------|-----------------------|--------------|------|
| f _{HSI} | HSI frequency | T _A =25°C,VCC=3.3V | 23.83(2) | 24 | 24.17(2) | MHz |

⁽¹⁾ Guaranteed by design, not tested in production.

| Symbol | Parameter | Condition | Mini- mum | Typi- cal value | Maxi- mum | Unit |
|----------------------------------|--------------------------------------|-----------------------------------------|--------------------------|-----------------------|-------------------|------|
| | | | 7.94(2) | 8 | 8.06(2) | MHz |
| | HSI frequency tempera- ture drift | VCC=1.7V~5.5V, TJ=0C~85C | -2 ⁽²⁾ | | 2(2) | % |
| Δ Temp(HSI) | | VCC=1.7V~5.5V, T _J =-40C~85C | -4 ⁽²⁾ | | 2(2) | % |
| f _{TRIM} ⁽¹⁾ | HSI fine-tuning accuracy | | | 0.1 | | % |
| D _{HSI} ⁽¹⁾ | Duty cycle | | 45 ⁽¹⁾ | | 55 ⁽¹⁾ | % |
| t _{Stab(HSI)} | HSI stabilization time | | | 2 | 4 ⁽¹⁾ | us |
| (2) | HSI power consumption | 8MHz | | 105 | | uA |
| I _{DD(HSI)} (2) | | 24MHz | | 180 | | uA |

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

5.3.8. Internal low frequency clock source LSI characteristics

Table 5-14 Internal low frequency clock characteristics

| Symbol | Parameter | Condition | Mini- mum | Typi- cal value | Maxi- mum | Unit |
|----------------------------------|---------------------------------|--------------------------------------|---------------------------|-----------------------|--------------|------|
| f _{LSI} | LSI frequency | T _A =25°C,VCC=3.3V | -1 | | +1 | % |
| _ | LSI frequency temperature drift | VCC=1.6V~5.5V T _J =0C~70C | -10 ⁽²⁾ | | 10(2) | % |
| ∆Temp(LSI) | | VCC=1.6V~5.5V,TJ=-40C~85C | -20 ⁽²⁾ | | 20(2) | % |
| f _{TRIM} ⁽¹⁾ | LSI fine-tuning accuracy | | | 0.2 | | % |
| t _{Stab(LSI)} (1) | LSI stabilization time | | | 150 | | us |
| I _{DD(LSI)} (1) | LSI power consumption | | | 210 | | nA |

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

5.3.9. Memory characteristics

Table 5-15 Memory characteristics

| Symbol | Parameter | Condition | Typical value | Maxi- mum ⁽¹⁾ | Unit |
|-------------------|------------------------|-----------|---------------|-----------------------------|------|
| t _{prog} | Page program | - | 1.0 | 1.5 | ms |
| terase | Page/sector/mass erase | - | 3.0 | 4.5 | ms |
| | Page programe | | 2.1 | 2.9 | mA |
| IDD | Page/sector/mass erase | | 2.1 | 2.9 | mA |

(1) Guaranteed by design, not tested in production.

Table 5-16 Memory erase times and data retention

| Symbol | Parameter | Condition | Mini- mum ⁽¹⁾ | Unit |
|------------------|-----------------------|---------------------------------|-----------------------------|--------|
| NEND | Erase and write times | T _A = -40~85°C | 100 | kcycle |
| t _{RET} | Data retention period | 10 kcycle T _A = 55°C | 20 | Year |

(1) Data is based on assessment results and is not tested in production.

5.3.10. EFT characteristics

| Symbol | Parameter | Condition | Grade | Typical value | Unit |
|--------------|-----------|--------------|-------|---------------|------|
| EFT to IO | | IEC61000-4-4 | В | 2 | KV |
| EFT to Power | | IEC61000-4-4 | В | 4 | KV |

5.3.11. ESD & LU Characteristics

Table 5-17ESD & LU characteristics

| Symbol | Parameter | Condition | Typical value | Unit |
|-----------------------|-----------------------------------------------------|------------------------|---------------|------|
| V _{ESD(HBM)} | Static Discharge Voltage (human body model) | ESDA/JEDEC JS-001-2017 | 6 | KV |
| V _{ESD(CDM)} | Static Discharge Voltage (charging equipment model) | ESDA/JEDEC JS-002-2018 | 1 | KV |
| V _{ESD(MM)} | Static discharge voltage (machine model) | JESD22-A115C | 200 | V |
| LU | Static Latch-Up | JESD78E | 200 | mA |

5.3.12. Port characteristics

Table 5-18IO static characteristics

| Sym- bol | Parameter | Condition | Minimum | Typi- cal value | Maximum | Unit |
|---------------------------------|----------------------------|---------------|---------|-----------------------|---------|------|
| V _{IH} | Input high level voltage | VCC=1.7V~5.5V | 0.7VCC | | | V |
| V _{IL} | Input low level voltage | VCC=1.7V~5.5V | | | 0.3VCC | V |
| V _{hys} ⁽¹⁾ | Schmitt hysteresis voltage | | | 200 | | mV |
| I _{lkg} | Input leakage current | | | | 1 | uA |
| R _{PU} | Pull-up resistor | | 30 | 50 | 70 | kΩ |
| R _{PD} | Pull-down resistor | | 30 | 50 | 70 | kΩ |
| C _{IO} ⁽¹⁾ | Pin capacitance | | | 5 | | pF |

(1) Guaranteed by design, not tested in production.

Table 5-19 Output Voltage Characteristics

| sym- bol | Parameters (1) | condition | minimum | maxi- mum value | unit |
|-----------------|-------------------------|----------------------------------------------|---------|-----------------------|------|
| V_{OL} | COM IO output low level | IOL = 8 mA, _{VCC} ≥ 2.7 V | ı | 0.4 | V |
| Vol | COM 10 output low level | IOL = 4 mA, VCC = 1.8 V | - | 0.5 | V |
| Vон | COM IO output high | IOH = 8 mA, vcc ≥ 2.7 V | VCC-0.4 | - | V |
| V _{OH} | level | $IOH = 4 \text{ mA}, _{VCC} = 1.8 \text{ V}$ | VCC-0.5 | - | V |

(1) IO types can refer to the terms and symbols defined by the pins.

5.3.13. NRST pin characteristics

Table 5-20NRST pin characteristics

| Sym- bol | Parameter | Condition | Mini- mum | Typical value | Maxi- mum | Unit |
|----------------------|----------------------------|---------------|--------------|---------------|--------------|------|
| V _{IH} | Input high level voltage | VCC=1.7V~5.5V | 0.7VCC | | | V |
| V_{IL} | Input low level voltage | VCC=1.7V~5.5V | | | 0.2VCC | V |
| V _{hys} (1) | Schmitt hysteresis voltage | | | 300 | | mV |
| I_{lkg} | Input leakage current | | | | 1 | uA |
| R _{PU} (1) | Pull-up resistor | | 30 | 50 | 70 | kΩ |
| R _{PD} (1) | Pull-down resistor | | 30 | 50 | 70 | kΩ |
| C _{IO} | Pin capacitance | | | 5 | | pF |

(1) Guaranteed by design, not tested in production.

5.3.14. ADC characteristics

Table 5-21ADC characteristics

| Symbol | Parameter | Condition | Mini- mum | Typical value | Maxi- mum | Unit |
|-----------------------|-------------------------------------|--------------|--------------|---------------|-------------------|------|
| I_{DD} | Power consumption | @0.75MSPS | | 1.0 | | mA |
| $C_{\text{IN}}^{(1)}$ | Internal sample and hold capacitors | | | 5 | | pF |
| F | Convert clock frequency | VCC=1.7~2.3V | 1 | 4 | 6(2) | MHz |
| F _{ADC} | | VCC=2.3~5.5V | 1 | 8 | 12 ⁽²⁾ | MHz |
| T (1) | | @0.75MSPS | | 1.0 | | mA |
| Tsamp ⁽¹⁾ | | VCC=2.3~5.5V | 0.1 | | | us |
| Tconv ⁽¹⁾ | | | | 12*Tclk | | |
| Teoc ⁽¹⁾ | | | | 0.5*Tclk | | |
| DNL ⁽²⁾ | | | | ±2 | | LSB |
| INL ⁽²⁾ | | | | ±3 | | LSB |
| Offset ⁽²⁾ | | | | ±2 | | LSB |

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

5.3.15. Comparator characteristics

Table 5-22 Comparator features(1)

| Symbol | Parameter | Condition | Mini- mum | Typi- cal value | Maxi- mum | Unit |
|--------|-----------------------|-----------|--------------|-----------------------|--------------|------|
| VIN | Input voltage range | | 0 | | VCC | V |
| VBG | Scale input voltage | | | VREFIN | Т | |
| VSC | Scaler offset voltage | | | ±5 | ±10 | mV |

| Symbol | Parameter | Conditio | on | Mini- mum | Typi- cal value | Maxi- mum | Unit |
|---------------|-------------------------------------------------|-------------------------------------------|------------------------------------------------|-----------------------------------------------|-----------------------|--------------|----------|
| IDD(SCALER) | Scaler static consumption | BRG_EN=1(bridg | e enable) | | 0.8 | 1 | uA |
| tSTART_SCALER | Scaler startup time | | | | 100 | 200 | us |
| | Startup time to | High-speed mode | | | | 5 | |
| tSTART | reach propaga- tion delay specifi- cation | Medium-speed m | ode | | | 15 | us |
| | | 200mV step; 100mV over- | High- speed mode | | 40 | 70 | ns |
| tD | Propagation de- | drive | Medium- speed mode | | 0.9 | 2.3 | us |
| | lay | >200mV | High- speed mode | | | 85 | ns |
| | | step;100mV overdrive | Medium- speed mode | | | 3.4 | us |
| Voffset | Offset error | | * | | ±5 | | mV |
| Vhys | hysteresis | No hysteresis With hysteresis | | | 0 20 | | mV |
| | | Medium-speed mode; No de- glitcher | Static With 50kHz and ±100mv overdrive square | | 5 | | uA uA |
| | 3 | | signal Static | | 7 | | uA |
| IDD | consumption | Medium-speed mode With de- glitcher | With 50kHz and ±100mv overdrive square signal | | 8 | | uA |
| | | | Static | | 250 | | uA |
| | | | High-speed mode; No de- glitcher | With 50kHz and ±100mv overdrive square signal | | 250 | |

⁽¹⁾ Guaranteed by design, not tested in production.

5.3.16. Temperature sensor characteristics

Table 5-23 Temperature sensor characteristics

| Symbol | Parameter | | Typical value | Maxi- mum | Unit |
|-------------------------------|------------------------------------------------|-------|---------------|--------------|-------|
| T _L ⁽¹⁾ | VTS linearity with temperature | | ±1 | ±2 | °C |
| Avg_Slope ⁽¹⁾ | Average slope | 2.3 | 2.5 | 2.7 | mV/°C |
| V ₃₀ | Voltage at 30℃(±5℃) | 0.742 | 0.76 | 0.785 | V |
| tstart ⁽¹⁾ | Start-up time entering in continuous mode | | 70 | 120 | us |
| ts_temp ⁽¹⁾ | ADC sampling time when reading the temperature | 9 | \ | | us |

- (1) Guaranteed by design, not tested in production.
- (2) Data is based on assessment results and is not tested in production.

5.3.17. Built-in reference voltage feature

Table 5-24 Built-in reference voltage feature

| Symbol | Parameter | Mini- mum | Typical value | Maxi- mum | Unit |
|----------------------------|------------------------------------------|--------------|---------------|--------------|--------|
| VREFINT | Internal reference voltage | 1.17 | 1.2 | 1.23 | V |
| T _{start_vrefint} | Start time of internal reference voltage | | 10 | 15 | us |
| T _{coeff} | Temperature coefficient | | | 100(1) | ppm/°C |
| Ivcc | Current consumption from VCC | | 12 | 20 | uA |

⁽¹⁾ Guaranteed by design, not tested in production.

5.3.18. Timer features

Table 5-25LPTIM characteristics (clock selection LSI)

| Prescaler | PRESC [2:0] Minimum overflow value Maximum overflow value | | Unit | |
|-----------|-----------------------------------------------------------|--------|-------------|----|
| /1 | 0 | 0.0305 | 1998.848 | |
| /2 | 1 | 0.0610 | 3997.696 | |
| /4 | 2 | 0.1221 | 8001.9456 | |
| /8 | 3 | 0.2441 | 15997.3376 | |
| /16 | 4 | 0.4883 | 32001.2288 | ms |
| /32 | 5 | 0.9766 | 64002.4576 | |
| /64 | 6 | 1.9531 | 127998.3616 | |
| /128 | 7 | 3.9063 | 256003.2768 | |

Table 5-26IWDG characteristics (clock selection LSI)

| Prescaler | PR[2:0] | Minimum overflow value | Maximum overflow value | Unit |
|-----------|---------|------------------------|------------------------|------|
| /4 | 0 | 0.122 | 499.712 | |
| /8 | 1 | 0.244 | 999.424 | ms |
| /16 | 2 | 0.488 | 1998.848 | |

| /32 | 3 | 0.976 | 3997.696 | |
|------|--------|-------|-----------|--|
| /64 | 4 | 1.952 | 7995.392 | |
| /128 | 5 | 3.904 | 15990.784 | |
| /256 | 6 or 7 | 7.808 | 31981.568 | |

5.3.19. Communication port characteristics

5.3.19.1. I2C bus interface features

I2C interface meets the requirements of the I2C -bus specification and user manual:

■ Standard-mode(Sm): 100kbit/s

■ Fast-mode(Fm): 400kbit/s

Timing is guaranteed by design, provided the I2C peripheral is properly configured and the I2C CLK frequency is greater than the minimum required in the table below.

Table 5-27 Minimum I2C CLK frequency

| Symbol | Parameter | Condition | Minimum | Unit |
|--------------------------|---------------------|---------------|---------|-----------------|
| f _{I2CCLK(min)} | Minimum I2CCLK freq | Standard-mode | 2 | MHz |
| | uency | Fast-mode | 9 | ······ · |

I 2 C SDA and SCL pins have analog filtering, see table below.

Table 5-28I2C filter characteristics

| Symbol | Parameter | Minimum | Maxi- mum | Unit |
|-----------------|------------------------------------------------------------------------------------------------------------------|---------|--------------|------|
| t _{AF} | Limiting duration of spikes suppressed by the filter (Spikers shorter than the limiting duration are suppressed) | 50 | 260 | ns |

5.3.19.2. Serial Peripheral Interface SPI Characteristics

Table 5-29SPI characteristics

| Symbol | Parameter | Condition | Minimum | Maximum | Unit |
|---------------------------|-------------------------------|---------------------------------------|------------------------|-------------|------|
| fsck | SPI clock fre- | Master mode | - | 12 | MU- |
| 1/t _{c(SCK)} | quency | Slave mode | - | 12 | MHz |
| $t_{r(SCK)}$ $t_{f(SCK)}$ | SPI clock rise and fall time | Capacitive load: C = 15 pF | - | 6 | ns |
| t _{su(NSS)} | NSS setup time | Slave mode | 4Tpclk | - | ns |
| t _{h(NSS)} | NSS hold time | Slave mode | 2Tpclk + 10 | - | ns |
| $t_{\text{w(SCKL)}}$ | SCK high and low time | Master mode, fPCLK = 36 MHz,presc = 4 | Tpclk*2 -2 | Tpclk*2 + 1 | ns |
| t _{su(MI)} | Data input | Master mode, fPCLK = 48 MHz,presc = 4 | Tpclk+5 ⁽¹⁾ | - | |
| t _{su(SI)} | setup time | Slave mode, fPCLK = 48 MHz,presc = 4 | 5 | - | ns |
| t _{h(MI)} | Data input hold | Master mode | 5 | - | ns |
| t _{h(SI)} | time | Slave mode | Tpclk+5 | - | |
| t _{a(SO)} | Data output access time | Slave mode, presc = 4 | 0 | 3Tpclk | ns |
| $t_{dis(SO)}$ | Data output dis- able time | Slave mode | 2Tpclk+5 | 4Tpclk+5 | ns |

| Symbol | Parameter | Condition | Minimum | Maximum | Unit |
|--------------------|----------------------------------|------------------------------------------------|---------|-------------------------|------|
| t _{v(SO)} | Data output valid ime | Slave mode (after ena- ble edge), presc = 4 | 0 | 1.5Tpclk ⁽²⁾ | ns |
| t _{v(MO)} | Data output valid ime | Master mode (after enable edge) | - | 6 | ns |
| t _{h(SO)} | Data output | Slave mode, presc = 4 | 0(3) | - | ns |
| t _{h(MO)} | hold time | Master mode | 2 | - | |
| DuCy(SCK) | SPI slave input clock duty cycle | Slave mode | 45 | 55 | % |

- (1) The Master generates 1pclk to receive control signal before the receive edge.
- (2) Slave has a maximum of 1PCLK based on the sending edge of SCK delay, considering IO delay, etc., define 1.5PCLK.
- (3) In the case that the SCK duty cycle sent by the Master is wide between the receiving edge and the sending edge, the Slave updates the data before the sending edge.




Figure 5-2 SPI timing diagram – slave mode and CPHA=0




Figure 5-3 SPI timing diagram - slave mode and CPHA=1






Figure 5-4 SPI timing diagram – master mode

6. Package information


6.1. SOP8 package information




6.2. SOP16 package information




6.3. ESSOP10 package information




6.4. TSSOP20 package information



6.5. QFN16 package information



7. Ordering Information



8. Version history

| Version | Date | Updated the record |
|---------|------------|-----------------------------------------|
| V0.1 | 2022.06.15 | 1. Initial version |
| V0.2 | 2023.06.20 | Updated Table 1-1 Updated Table 3-2 |
| | | |
| | | |



Puya Semiconductor Co., Ltd.

IMPORTANT NOTICE

Puya Semiconductor reserves the right to make changes without further notice to any products or specifications herein. Puya Semiconductor does not assume any responsibility for use of any its products for any particular purpose, nor does Puya Semiconductor assume any liability arising out of the application or use of any its products or circuits. Puya Semiconductor does not convey any license under its patent rights or other rights nor the rights of others.