

<b>ECE5022</b>	<b>VLSI DIGITAL SIGNAL PROCESSING</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>J</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Pre-requisite</b>	<b>Nil</b>	<b>v 1.1</b>				
<b>Course Objective :</b>						
The course aimed to:						
<ol style="list-style-type: none"> <li>1. Familiarise various representation methods of DSP algorithms, understand the significance of the iteration bound and to calculate the same for a given single-rate and/or multi-rate DFG.</li> <li>2. Understand and apply the architectural transformation techniques such as retiming, unfolding and folding on a given DFG.</li> <li>3. Introduce the algorithmic and numerical strength reduction methods for performance improvement.</li> <li>4. Signify and calculate the effects of scaling and round-off noise for a given digital filter with limited word length.</li> </ol>						
<b>Expected Course Outcome:</b>						
The students will be able to:						
<ol style="list-style-type: none"> <li>1. Compare various representation methods of DSP algorithms.</li> <li>2. Find iteration bound of a given single and/or multi-rate DFG.</li> <li>3. Understand and transform the given DFG using retiming with constraints.</li> <li>4. Apply unfolding and folding transformations on the given DFG.</li> <li>5. Understand and apply algorithmic and numerical strength reduction methods.</li> <li>6. Understand and calculate scaling and round-off noise of the given digital filter with limited word length.</li> </ol>						
<b>Student Learning Outcomes (SLO):</b>		<b>1, 9</b>				
<b>Module:1</b>	<b>Introduction to Digital Signal Processing</b>	<b>5hours</b>				
Typical DSP Algorithms - DSP Application Demands and Scaled CMOS Technologies - Representations of DSP Algorithms - Data-Flow Graph Representations.						
<b>Module:2</b>	<b>Iteration Bound</b>	<b>5hours</b>				
Introduction - Loop Bound and Iteration Bound - Algorithms for Computing Iteration Bound: Longest Path Matrix and Multiple Cycle Mean algorithms - Iteration Bound of Multi-rate Data Flow Graphs.						
<b>Module:3</b>	<b>Pipelining, Parallel processing and Retiming</b>	<b>8hours</b>				
Pipelining and Parallel Processing - Introduction to Retiming - Definitions and Properties - Solving Systems of Inequalities - The Bellman-Ford Algorithm - The Floyd Warshall Algorithm- Retiming Techniques.						
<b>Module:4</b>	<b>Unfolding</b>	<b>6 hours</b>				
Introduction, An Algorithm for Unfolding, Properties of Unfolding, Critical Path, Unfolding, and Retiming, Applications of Unfolding.						
<b>Module:5</b>	<b>Folding</b>	<b>6hours</b>				
Introduction, Folding Transformation, Register Minimization Techniques, Register Minimization						

in Folded Architectures.			
<b>Module:6</b>	<b>Algorithmic &amp; Numerical Strength Reduction</b>		<b>7hours</b>
Introduction to Algorithmic Strength Reduction, Cook-Toom Algorithm, Iterated Convolution, Cyclic Convolution, Discrete Cosine Transform. Introduction to Numerical Strength Reduction, Canonic Signed Digit Arithmetic, Sub-expression Elimination, Multiple Constant Multiplication, Sub-expression Sharing in Digital Filters.			
<b>Module:7</b>	<b>Scaling and Rounding Noise</b>		<b>6hours</b>
Introduction, Scaling and Rounding Noise, State Variable Description of Digital Filters, Scaling and Rounding Noise Computation, Rounding Noise in Pipelined IIR Filters.			
<b>Module:8</b>	<b>Contemporary issues:</b>		<b>2hours</b>
<b>Total Lecture:</b>			<b>45hours</b>
<b>Text Book(s)</b>			
1.	KeshabK.Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, Reprint, Wiley, Inter Science, 2014.		
<b>Reference Books</b>			
1.	John G. Proakis, Dimitris K Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, Prentice Hall, Fourth Edition, 2015.		
2.	Mohammed Ismail and Terri Fiez, Analog VLSI Signal and Information Processing, McGraw-Hill, 2014.		
3.	S.Y. Kung, H.J. White House, T. Kailath, VLSI and Modern Signal Processing, PHI, 2010.		
4.	S. K. Mitra, Digital Signal Processing – A Computer Based Approach, Fourth Edition, McGraw-Hill, 2010.		
Mode of Evaluation: Continuous Assessment Test –I (CAT-I) , Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).			
Recommended by Board of Studies		28/02/2017	
Approved by Academic Council		47 <sup>th</sup> AC	Date 05/10/2017