DESIGN FOR TESTABILITY

GENERATING TESTS FOR LARGE CIRCUITS IS VERY TIME CONSUMING, ONE WAY TO GET AROUND THIS PROBLEM IS TO CONSTRAIN OR MODIFY THE DESIGN TO MAKE TEST GENERATION EASIER

MOST OFT TECHNIQUES ARE TARGETET TO SEQUENTIAL CIRCUITS WHERE TEST GENERATION IN GENERAL IS A DIFFICULT PROBLEM

PHASE VERY LOW FAULT COVERAGES CAN RESULT IN ADDITION TO HIGH TEST GENERATION TIMES

TO SAVES MONEY + TIME!

DET TECHNIQUES CAN BE DIVIDED INTO:

- AD HOC TECHNIQUES
- STRUCTURED DESIGN TECHNIQUES
- SELF-TEST + BUILD-IN TESTING

THE OBJECTIVE OF DET IS TO IMPROVE THE CONTROLLABILITY AND OBSERVABILITY OF INTERNAL CIRCUIT NODES SO THAT THE CIRCUIT CAN BE TESTED EFFECTIVELY:

CONTROLLABILITY:

THE ABILITY TO SET OR RESET INTERNAL NODES FROM THE PRIMARY INPUTS

OBSERVA BILITY:


THE ABILITY TO OBSERVE THE VALUE OF AN INTERNAL NODE AT THE PRIMARY OUTPUTS

THESE ARE TWO GOOD MEASURES OF THE
TESTABILITY OF A CIRCUIT, i.e. HOW EASY
IT IS TO TEST. DESIGN FOR TESTABILITY
ATTEMPTS TO IMPROVE CIRCUIT TESTABILITY
BY MAKING THE INTERNAL NODE) MORE
CONTROLLABLE AND OBSERVABLE

AD-HOC DET TECHNIQUES


(I) Test Points

- (a) ORIGINAL CIRCUIT
- (b) "JUNBER": EXTERNAL TEST EQUIPMENT (AN OBSERVE AND/OR INJECT LOGIC VALUES ON ALA!
- (C) Ø-CONTROLLABILITY PLUS OBSERVA BILITY
- (d) Ø-1-CONTROLLABILITY
- (e) O-L-CONTROLLABILITY VIA THE USE OF A MULTIPLEXER




USING TEST POINTS REQUIRE A SIGNIFICANT NUMBER OF I/O PINS. TO ALLEVIATE THE PROBLEM WE USE THE FOLLOWING TRADE OFFS:


MULTIPLEXING OBSERVATION POINTS



CONTROLLABILITY VIA A DEMULTIPLEXER




TIME SHARING I/O PORTS



(II) Initialization

DESIGN CIRCUITS SO THAT IT IS EASY TO INITIALIZE THEM

(III) Counter and Shift Register Partitioning



REGISTER

R=R,+Re

WITHOUT

TESTABILITY

FEATURE


TESTABILITY
FEATURE

SAVINGS:

16-bit counter needs 2'6=65536 clock cycles.

"partitioned" in 2 8-bit counters it needs 2.2" = 512 clock cycles.

(IV) Partitioning of large combinational structures




INSERT MULTIPLEXERS BETWEEN THE LARGE COMBINATIONAL STRUCTURE (= C, + C&;

· T=00 normal operation

• T=01 tests (, as inputs to (, are A and (' and it outputs to FG'

· T=10 tests Ca



Control points usually are:

- control, address, data buses
- enable/hold to microprocessors & memories
- data select to MUXes
- clock, presets to FFs, counters, shift registers

Observation points usually are:

- stem lines with high Fanout
- redundant signal lines
- outputs of Muxes
- FFs, counters, shift registers
- address, control, data buses

DFT WITH SCAN REGISTERS

TEST POINTS ARE EXPENSIVE IN TERMS OF I/O PINS.

SCAN REGISTER (MADE WITH SCAN CELLS) IS


A REGISTER WITH BOTH SHIFT AND PARALLEL-LOAD

ABILITY. ITS SCAN CELLS CAN BE USED AS

OBSERVATION AND/OR CONTROL POINTS.

TRADE OFF: Saves I/O pins increases test time and area overhead






NIT=0 loads
From D

NIT=1 loads
From Si

SCAN REGISTER




NIT=1 shifts
From 5

NIT=0 loads
in parallel

SCAN IN: loading

SCAN OUT: reading From Sout


simultaneous Controllability and Observability



ORIGINAL CIRCUIT

TWO VARIANTS OF
SIMULTANEOUS CONTROLLABILITY
AND OBSERVABILITY (DEPENDING
OF MUX'S SELECT LINE)

NON-SIMULTANEOUS TECHNIQUES




OBSERVABILITY

OBSERVABILITY
THROUGH
COMPACTION

CONTRO WABILITY

GENERIC SCAN-BASED DESIGNS

FULL SERIAL INTEGRATED SCAN



MODIFIED CIRCUIT WITH SCAN REGISTER RS

TEST GENERATION + FAULT DECECTION

Run PODEM on combinational structure assuming Y and E are pseudo inputs/outputs.

You get a sequence of

(x1, y1) (xe, ye) ...

test vectors

(21, e1) (2e, ee) -..

responses

To test the device:


Scan in y, and at kth clock excle apply X1.

After clock cycle load e, in R3

and observe 2, etc...

ISOLATED SERIAL SCAN


SCAN REGISTER IS NOT IN DATA PATH AS BEFORE (See Figure below)



IF |RS|= (R | THEN WE HAVE FULL ISOLATED SCAN:

- · accomodates on-line testing vs. Full serial
- · hardware overhead


NON-SERIAL SCAN




luproves scan-in/scan-out time but increases hardware overhead

SCAN CELL DESIGNS

MOST OF THE TIMES IT IS USEFUL TO SEPARATE
SYSTEM CLOCK FROM SCAN CLOCK:




TO AVOID PERFORMANCE DEGRADATION DUE TO MUX THE FOLLOWING 2-PORT SHIFT REGISTER LATCH WAS DESIGNED BY IBM:



NOTE: ONLY C-B OR A-B CLOCKS CAN BE

Level Sensitive Scan Design

THE FOLLOWING DOUBLE-LATCH DESIGN USES
THE DESIGN CELL DEVELOPED BY IBM AND
SHOWN BEFORE.



THERE OTHER LSSD SCHEMES WITH LESS GATES, MORE CLOCKING ETC.
FINAL DECISION IS BASED UPON THE # OF ADDED COMBINATIONAL LOGIC TO THE CIRCUIT (TRADE-OFF)

LSSD cont.

A SEQUENTIAL CIRCUIT IS LEVEL SENSITIVE IF ITS STEADY STATE RESPONSE TO ANY INPUT STATE CHANGE IS:

- independent of its inertial delays
- independent of the order which inputs change

IBM'S DISCIPLINE ACHIEVES THIS WITH LSSD. DESIGN RULES:

- All internal latch storage must be implemented with hazard-Free latches
- The two latches in the SLR must be controlled by two non-overlapping clocks
- in the SLR most originate From same clock same


A DVANTA GES:


Design is race Free, hazard immune, and LSSD is not intrusive on design process

DISA DVANTA GES:


Latches are complex, overhead 4-20% in chip area, introduces 4 extra I/O Pins and all timing is controlled by external clacks

GYSTEM LEVEL TESTING





MULTIPLE TEST SESSIONS




(TESTING IN OVERLAPPED MODE:

Test them as partly as one block of logic and partly as separate blocks.

- · Test (, and (2 with 20 patterns
 12 bits wide 12 x 20 clock cycles
- Test (1 with remaining 80 patterns each 8 bits wide 80 x 8 clock cycles

Total: 640 clock cycles

MULTIPLE TEST SESSIONS



TESTING IN "TOGETHER MODE":


Ci requires 100 patterns

C2 requires 20 patterns

Total: 100 × 12 clock cycles

we ignore time to load Re and Ry as well as scanning out Final result.

MULTIPLE TEST SESSIONS



TESTING IN "SEPARATE MODE":

while (1 is tested, (2/R3/R4 are ignored (and vice versa)

Testing (1: 8 × 100 clock cycles

Testing (2:


redirect R4 to a PO and pad input test paterns with 4 don't cares

8 x 20 clock cycles

Total: 960 dock cycles vs. 1200 before


CASE STUDY: BALLAST PARTIAL SCAN

CLOUD: A MAXIMAL REGION OF COMBINATIONAL (NON-EMPTY) LOGIC



BALANCED SEQUENTIAL CIRCUIT (OF B-STRUCTURE):
WHEN FOR ANY TWO CLOUDS IN THE CIRCUIT
ALL SIGNAL PATHS GO THROUGH THE SAME NUMBER
OF REGISTERS.

=> Circuit above is B-STRUCTURE below they're not



PROPOSITION -

Any sequential circuit can be a B-STRUCTURE by replacing a set of appropriate registers into scan registers
(NP-Complete problem)

DEFINITIONS

- · CB is the combinational equivalent of B-STRUTURE SB when FFs are replaced by wires
- · Largest # of registers on any path SB between two clouds is depth of SB

Let to ta ... to vectors testing (B, where (intuitively): ti = ti + ti > scan inputs


- ALGORITHM: Testing SB (depth d)

Scan til and apply till Hold values above and clock circuit & times

Place scan path in normal mode and clock it once

observe POs

REPEAT WI NEXT VECTOR



- (a) original circuit
- (b) R3/R6 selected as scan registers
- (c) replacing scan registers with PIs/POs
- (d) CB (depth = 2)

clock cycle 1: results at Rille clock cycle 2: results at RS/R4

clock cycle 3: results at POS