

# Lecture 9 Tcl Basics and Logic Synthesis Intro

Xuan 'Silvia' Zhang
Washington University in St. Louis

http://classes.engineering.wustl.edu/ese461/

## Outline



**Tcl Basics** 

Logic Synthesis Intro

## My First Tcl Script



Hello world

```
#hello.tcl
set s "hello world!"
puts "* $s *"
exit 0
#end of hello.tcl
```

```
$ tclsh hello.tcl
* hello world! *0
```



- String based interpreted command language
- Tcl scripts
  - consist of one or more commands
  - command followed by parameters or arguments
  - separated by white spaces or tabs

#### Example

- print "My first Tcl script"
- puts: output a new line
- stdout: output to the terminal

ex: puts stdout "My first Tcl script."

= > My first Tcl script.



- Two step process
  - parsing: define substitutions
  - execution: meaning is applied to command arguments

## • Example

- set: read and write variables

- pair of brackets invokes an additional evaluation



- Declare and instantiate variable
  - set
- Retrieve variable value
  - \$: variable substitution
  - []: command substitution
  - \: escape for \$, new line

#### Quote and comment

- "": space, tabs, semicolons treated as ordinary characters
- {}: all special character lose their meanings, deferevaluation
- #: the remaining line is a comment

```
set loopCounter 0
```

```
if
($loopCounter > 10) {
do something
}
```



- Variable
  - has a name and a value (stored as a string)
- Expression
  - combine operands and operators to create new values
- Operators
  - relational operators: <, <=, >, >=, ==, !=
    - return 0 (false) or 1 (true)
  - bitwise operators: &, |, ^, <<, >>, ~
    - require operands to be integers
  - ternary operator: ?
    - e.g. expr {(\$a < \$b)? \$a : \$b}



- Mathematical expressions
  - expr command evaluate math expressions
  - concatenate all arguments into string
  - parse it as math expression according to C-syntax
- Example

```
#!/usr/bin/tclsh
set a 2.0
set b 2.0
set c [expr $a*$b]
set d $a*$b
puts "$d=$c" exit 0
```



#### Control flow

- if, elseif, else
- while
- for
- foreach

#### Procedure

reusable packaged modules

```
proc procedure_name arguments ?args? body
```

```
proc plus {a b} {expr $a+$b}
```

#### Output format

- string: %s
- decimal: %d
- real number: %f
- character: %c

#### **Example Synthesis Script**



```
# Script for Cadence RTL Compiler synthesis
# Erik Brunvand, 2008
# Use with syn-rtl -f rtl-script
# Replace items inside <> with your own information
# Set the search paths to the libraries and the HDL files
# Remember that "." means your current directory. Add more directories
# after the . if you like.
set attribute hdl search path {./}
set_attribute lib_search_path {./}
set_attribute library [list <your-target-library>.lib]
set_attribute information_level 6
set myFiles [list <HDL-files>] ;# All your HDL files
set basename <top-module-name>
                             ;# name of top level module
set myClk <clk>
                             :# clock name
set myPeriod ps <num>
                           ;# Clock period in ps
set myInDelay ns <num>
                             ;# delay from clock to inputs valid
set myOutDelay_ns <num>
                             ;# delay from clock to output valid
set runname <string>
                             ;# name appended to output files
```

## **Example Synthesis Script**

```
*******************
    below here shouldn't need to be changed...
#********************
# Analyze and Elaborate the HDL files
read hdl ${myFiles}
elaborate ${basename}
# Apply Constraints and generate clocks
set clock [define_clock -period ${myPeriod_ps} -name ${myClk} [clock_ports]]
external delay -input $myInDelay ns -clock ${myClk} [find / -port ports in/*]
external delay -output $myOutDelay ns -clock ${myClk} [find / -port ports out/*]
# Sets transition to default values for Synopsys SDC format,
# fall/rise 400ps
dc::set clock transition .4 $myClk
# check that the design is OK so far
check design -unresolved
report timing -lint
# Synthesize the design to the target library
synthesize -to mapped
# Write out the reports
report timing > ${basename} ${runname} timing.rep
report gates > ${basename} ${runname} cell.rep
report power > ${basename}_${runname}_power.rep
# Write out the structural Verilog and sdc files
write hdl -mapped > ${basename} ${runname}.v
write_sdc > ${basename}_${runname}.sdc
```



#### Tcl Reference



- <a href="https://www.tcl.tk/man/tcl8.5/tutorial/tcltutor">https://www.tcl.tk/man/tcl8.5/tutorial/tcltutor</a>
   <a href="mailto:ial.html">ial.html</a>
- http://wiki.tcl.tk/1304

## Outline




Tcl Basics

Logic Synthesis Intro

## Standard Cell Design Flow






## **Design Flow Division**

#### Front End

- specify, explore
- design, capture
- synthesize
- output: structural RTL


#### Back End

- input: structural
- place and route
- mask making
- fabrication




#### Front End Design Flow





## **Back End Design Flow**





## **Logic Synthesis**



- HDL (Verilog or VHDL) <-> gate-level netlist
  - C compiler: C code <-> machine language
  - convert a high-level description of design into an optimized gate level representation
  - e.g. verilog by connecting standard cells

## Target library


- standard cell library
- basic logic gates like and, or, not, xnor, or marco cells like adder, mux, and flip-flops

## Mapping and Optimizing

- timing engine
- power, delay, area (but not number of cells)

## **Example: Comparator/MUX**






```
// comp_mux.v
module comp_mux(a, b, outp);
input [2:0] a, b;
output [2:0] outp;
function [2:0] compare;
input [2:0] ina, inb;
begin
if (ina <= inb) compare = ina;
else compare = inb;
end
endfunction
assign outp = compare(a, b);
endmodule
```

#### **Example: Comparator/MUX**



```
'timescale 1ns / 10ps
module comp_mux_o (a, b, outp);
input [2:0] a; input [2:0] b;
output [2:0] outp;
supply1 VDD; supply0 VSS;
in01d0 B1_i1 (.I(a[2]), .ZN(B1_i1_ZN));
in01d0 B1_i2 (.I(b[1]), .ZN(B1_i2_ZN));
oa01d1 B1_i3 (.A1(a[0]), .A2(B1_i4_ZN), .B1(B1_i2_ZN), .B2(a[1]), .ZN(B1_i3_Z;
fn05d1 B1_i4 (.A1(a[1]), .B1(b[1]), .ZN(B1_i4_ZN));
fn02d1 B1_i5 (.A(B1_i3_ZN), .B(B1_i1_ZN), .C(b[2]), .ZN(B1_i5_ZN));
mx21d1 B1_i6 (.I0(a[0]), .I1(b[0]), .S(B1_i5_ZN), .Z(outp[0]));
mx21d1 B1_i7 (.I0(a[1]), .I1(b[1]), .S(B1_i5_ZN), .Z(outp[1]));
mx21d1 B1_i8 (.I0(a[2]), .I1(b[2]), .S(B1_i5_ZN), .Z(outp[2]));
```




#### endmodule

	Delay /ns	No. of standard cells	No. of transistors	Area /mils <sup>2</sup>
Hand design	4.3	12	116	68.68
Synthesized	2.9	15	66	46.43

#### **Example: Comparator/MUX**



## Critical path



instance name

inPin --> outPin incr arrival trs rampDel cap cell

(ns) (ns) (ns) (pf)

------

a[1] .00 .00 R .00 .04 comp\_m...

B1\_i4

A1 --> ZN .33 .33 R .17 .03 fn05d1

B1\_i3

A2 --> ZN .39 .72 F .33 .06 oa01d1

B1\_i5

A --> ZN 1.03 1.75 R .67 .11 fn02d1

B1\_i6

S --> Z .68 2.43 R .09 .02 mx21d1

## **Simplified Synthesis Process**



- Mature commercial tool
  - over 1 million lines of code
- Parse (Analysis) HDL code
- Elaborate (Translate) HDL code
  - data structure: a graph represented by linked list
  - then covert to a network of generic logic cells (technology-independent)
  - output: synthesized network

```
sel = a1*!b1*!b2 + a0*!b1*!b2 + a0*a1*!b2 + a1*!b1*a2 + a0*!b1*a2 + a0*a1*a2 + a2*!b2;[12.1]

outp2 = !sel*a2 + sel*b2;[12.2]

outp1 = !sel*a1 + sel*b1;[12.3]

outp0 = !sel*a0 + sel*b0;[12.4]
```

## **Simplified Synthesis Process**



- Logic optimization
  - attempt to improve the network (area, power, speed)
  - a series of factoring, substitution, and elimination steps
  - still technology-independent
- Technology decomposition

- build a generic network from optimized logic network

## **Simplified Synthesis Process**



- Technology mapping
  - match generic network to a specified technologydependent target cell library

```
outp2 = MUX(a, b, c) = ac + b!c[12.7]

a = b2; b = a2; c = sel

sel = MAJ3(w, x, y) = !(wx + wy + xy) [12.8]

w = !a2; x = b2; y = [103];

[103] = OAI22(w, x, y, z) = !((w + x)(y + z)) = (!w!x + !y!z) [12.9]

w = a0; x = a1; y = !b1 z = [107];

[107] = !(b1 + !a1); [12.10]
```

```
sel = !((( !a0 * !(a1&!b1) | (b1*!a1) ) * (!a2|b2) ) | (!a2*b2)) ;[12.11]

outp2 = !sel * a2 | sel * b2;

outp1 = !sel * a1 | sel * b1;

outp0 = !sel * a0 | sel * b0;
```

## Logic Synthesis Reference



- "Logic Synthesis in a Nutshell"
  - http://cc.ee.ntu.edu.tw/~jhjiang/instruction/courses/ fall10-lsv/ls-handout.pdf

#### Lab #3: FPU Adder



- Due 10/10 (Monday)
- floating-point adder
- 32-bit IEEE-754 format
- Note: can't "cheat" with a "real" variable
- real
  - predefined variable data type in Verilog
  - typically a 64 bit IEEE-754 floating point number



Questions?

Comments?

Discussion?