



- Silicon substrate doped with impurities
- Adding or cutting away insulating glass (SiO<sub>2</sub>)
- Adding wires made of polycrystalline silicon (polysilicon, poly) or metal, insulated from the substrate by SiO<sub>2</sub>

1

#### **MOS Transistor Switches**



#### **MOS Transistor Switches**



3

#### **Signal Strength**

- Strength of signal
  - How close it approximates ideal voltage source
- $V_{DD}$  and GND rails are strongest 1 and 0
- nMOS pass strong 0
  - But degraded or weak 1
- pMOS pass strong 1
  - But degraded or weak 0
- Thus nMOS are best for pull-down network

#### **Pass Transistors**

• Transistors can be used as switches

g 	g = 0 s⊸~▼⊶d	Input $g = 1$ Output $0 \rightarrow -s$ trong 0
s <sup>──</sup> d	g = 1 s-⊶d	g = 1 1 −⊶⊷− degraded1
g	g = 0 s⊸⊷-d	Input $g = 0$ Output $0 \rightarrow -\infty$ degraded 0
s  d	g = 1 s⊸~ <b>~</b> ⊸d	g = 0 1>->- strong1

5

#### **Transmission Gates**

- Pass transistors produce degraded outputs
- Transmission gates pass both 0 and 1 well

Input Output
$$g = 0, gb = 1$$

$$a \longrightarrow b$$

$$g = 1, gb = 0$$

$$1 \longrightarrow b \text{ strong } 1$$

$$g = 1, gb = 0$$

$$1 \longrightarrow b \text{ strong } 1$$




- Complementary CMOS logic gates
  - nMOS pull-down network
  - pMOS pull-up network
  - a.k.a. static CMOS

	Pull-up OFF	Pull-up ON
Pull-down OFF	Z (float)	1
Pull-down ON	0	X (not allowed)

7

#### **Series and Parallel**

- nMOS: 1 = ON
- pMOS: 0 = ON
- Series: both must be ON
- Parallel: either can be ON




pMOS pull-up network

nMOS pull-down network output


inputs

#### **Conduction Complement**


- Complementary CMOS gates always produce 0 or 1
- Ex: NAND gate
  - Series nMOS: Y=0 when both inputs are 1
  - Thus Y=1 when either input is 0
  - Requires parallel pMOS



- Rule of Conduction Complements
  - Pull-up network is complement of pull-down
  - Parallel -> series, series -> parallel




### **CMOS Logic Gates-2**



- There is always (for all input combinations) a path from *either* 1 or 0 to the output
- No direct path from 1 to 0 (low power dissipation)
- Fully restored logic
- No ratio-ing is necessary (ratio-less logic)
- Generalize to n-input NAND and n-input NOR?

1

## CMOS Compound (Complex) Gates-1





• What function is implemented by this circuit?

0 1 0

0 0

1 1 0





### **Compound Gates**

- Compound gates can do any inverting function
- Ex:  $Y = \overline{A \cdot B + C \cdot D} \text{ (AND-AND-OR-INVERT, AOI22)}$

$$A = \square \vdash B \subset A = \square \vdash D \longrightarrow A = \square \vdash B$$

A - | B (d)

C - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A - | B A

A B C D Y

## **Example: O3AI**

$$Y = \overline{(A+B+C) \cdot D}$$

$$A \rightarrow \Box$$

$$C \rightarrow \Box$$

$$D \rightarrow \Box$$


$$A \rightarrow \Box$$

$$C \rightarrow \Box$$


15

### **CMOS Multiplexers**

- Transmission gate implementation ( 4 transistors)
- Assume  $\overline{s}$  is available



• Complex gate implementation based on  $\overline{F} = \overline{as + b\overline{s}}$  requires 10 transistors



Or-And-Invert (OAI) Gate


Pull-up
network

f
g
Gnd

Gnd

Generally, complex CMOS gates can be derived directly from maxterms of the


function (as in a Karnaugh map)



#### **Graph Models**

How to generate pull-up circuit from the pull-down circuit?

- Draw pull-down graph for pull-down circuit
  - Every vertex is a source-drain connection
  - Every edge is an nMOS transistor
- Generate pull-up graph from the pull-down graph
  - Add vertex for every "region" of pull-down graph
  - Add edge between between vertices lying in adjacent "regions"
  - Pull-up circuit corresponds to pull-up graph




## **Tristates**

• Tristate buffer produces Z when not enabled

EN	Α	Υ
0	0	
0	1	
1	0	
1	1	

## **Nonrestoring Tristate**


- Transmission gate acts as tristate buffer
  - Only two transistors
  - But nonrestoring
    - Noise on A is passed on to Y



23

#### **Tristate Inverter**


- Tristate inverter produces restored output
  - Violates conduction complement rule
  - Because we want a Z output



## **Multiplexers**

• 2:1 multiplexer chooses between two inputs

S	D1	D0	Υ
0	X	0	
0	Х	1	
1	0	X	
1	1	X	





25

## **Gate-Level Mux Design**

 $Y = SD_1 + \overline{S}D_0$  (too many transistors)

• How many transistors are needed? 20





#### **Transmission Gate Mux**

- Nonrestoring mux uses two transmission gates
  - Only 4 transistors

    S

    D0

    S


    D1


     Y

27

## **Inverting Mux**


- Inverting multiplexer
  - Use compound AOI22
  - Or pair of tristate inverters
  - Essentially the same thing
- Noninverting multiplexer adds an inverter






4:1 Multiplexer


- 4:1 mux chooses one of 4 inputs using two selects
  - Two levels of 2:1 muxes
  - Or four tristates





#### **D** Latch


- When CLK = 1, latch is *transparent* 
  - D flows through to Q like a buffer
- When CLK = 0, the latch is *opaque* 
  - Q holds its old value independent of D
- a.k.a. transparent latch or level-sensitive latch



31

## Memory Elements: Latches and Flip-Flops

• Difference between a latch and a flip-flop?




Positive level-sensitive D-latch

Recirculating latch

• How to design negative level-sensitive D-latch?


## **D** Latch Design


• Multiplexer chooses D or old Q



33


# **Memory Elements: Latches and Flip-Flops**






## **D** Flip-flop

- When CLK rises, D is copied to Q
- At all other times, Q holds its value
- a.k.a. positive edge-triggered flip-flop, masterslave flip-flop




## **D Flip-flop Design**


• Built from master and slave D latches



37




# **D Flip-flop Operation**



39


## **Race Condition**

- Back-to-back flops can malfunction from clock skew
  - Second flip-flop fires late
  - Sees first flip-flop change and captures its result
  - Called *hold-time failure* or *race condition*



### **Nonoverlapping Clocks**

- Nonoverlapping clocks can prevent races
  - As long as nonoverlap exceeds clock skew
- We will use them in this class for safe design
  - Industry manages skew more carefully instead




41



- · Design domains
  - Behavioral
  - Structural
  - Physical

Gajski and Kuhn's Y-chart (layered like an onion)



 Hardware description languages commonly used at behavioral level, e.g. VHDL, Verilog

Physical (geometric)

• Example: Consider the carry function  $c_0 = ab + bc + c_i a$ 

### Verilog Example (Behavioral)

```
module carry (c_0, a, b, c_i);

output c_0;

input a, b, ci;

assign

c_0 = (a \& b) | (a \& c_i) | (b \& c_i);
```

Boolean equation form:

end module

Timing information:

```
 \begin{array}{l} \textbf{module} \ \ carry \ (c_o, a, b, c_i); \\ \textbf{output} \ c_o; \\ \textbf{input} \ a, b, ci; \\ \textbf{Wire} \ \#10 \ c_o = (a \ \& \ b) \ | \ (a \ \& \ c_i) \ | \ (b \ \& \ c_i); \\ \textbf{end} \ \ \textbf{module} \\ \end{array}
```

c<sub>o</sub> changes 10 time units after a, b, or c changes

```
Boolean truth table form:

primitive carry (c_o, a, b, c_i),
output c_o;
input a, b, ci;
table

// a \ b \ c \ co
1 1 ? : 1;
1 ? 1 : 1;
2 1 1 : 1;
0 0 ? : 0;
0 ? 0 : 0;
? 0 0 : 0;
end table
end module
```

43

```
Verilog Example (Structural)
  Structural representation of 4-bit adder (top-down):
                                                             module add (c_0, s, a, b, c_i);
                                                                  output s, c<sub>o</sub>;
module add4 (s, c4, c_i, a, b);
                                                    3-bit
                                                                  input a, b, c_i;
                                                    internal
     output [3:0] s;
                                                                  sum s1 (s, a, b, c_i);
                                                   signal
     output [3:0] c4;
                                                                  carry c1 (c_o, a, b, c_i);
     input [3:0] a, b;
                                                             end module
     input ci;
     wire [2:0] c
       add a0 (c_o[0], s[0], a[0], b[0], c_i);
       \text{add al } (c_o[1],...,
                                  b[1], c_o[0]);
                                                          module carry (c_0, a, b, c_i);
       add a2 (c_0[2], ...,
                                       , c_{o}[1]);
                                                                output c<sub>o</sub>;
       add a3 (c4, s[3], a[3], b[3], c_0[2]);
                                                                input a, b, c_i;
end module
                                                                wire x, y, z;
                                                                and g1 (y, z, b);
                                                                and g2 (z, b, ci);
                                                                and g3 (z, a, ci);
                 Technology-independent
                                                                or g4 (co, x, y, z);
                                                           end module
```