

STATIC TIMING ANALYSIS


SHORT NOTES


By HARSHIT GUPTA

papergrid Date: / / (State timing molysis) Tening malgris - o methodical malgris of a Digital Cat to determine of the timing combains imposed by component or interfoces are met. why timing malyers. - to analyse me effect of interconnect traces of technology shows ASTE Thou rachodology ? NO ATL Deugn-rendog


RTL Simulation no, synthesis (Design compiller) faming ??

Date: / / Clerospon counter by sprotegs fuling (MIPO) Dopug rysical rentication gaterins Simulation (Lilays DRC > Siming > Area/ lower I cheeking here men formal venfreahen Timing Aralysis Dyranie stane -> Simulation based - formula bound - tolore peninishe - tighty scenate -> very Jagot -> show run home - not procheal -> robust formar -exo for whole method fer chip chip sign of







entited for pater hasting man delay papergrid Date: / / 1 L Sourched and captured at 20 Togo + Tog + Tsez < T + Topons T > Toget + Tg + Tsee - Tspens This ext has to be salid for me contral Topsystem > Xonneal fsystem < (2) conticul Taystem (mon) = (x) consider selve home governy the clock freg but Hold equation 120. 136 conbe, -> KTM2 -> hold how of 442 by his espe. carbored TSpend Jung capturing by the odge 20, me and date This 2nd lowrehed data shouldn't effect the hold time requirement of the




order to make our chip to work in all possible conditions, we simulate it at diff papergrid corners of process. Sollinge and temp which redate: 1 1 speno ye comer Part comer corner (Tyrical) 1.60,1250 2300 Li googral low vig so rdure more to pure pore to have to have selve siolation Polation stable himing elects are done at me yearst combination of pot (slow corner) and best combination of proof (fort corner Design conspaints synthesis clock Non clock Constaint Exceptions Input-adjust Constraints lalse fath ayale palm alse paro alot a valid patr for timing. You need not warry to neet I schip and Extin (i) all ayrehrorous pahy (one indirected) (ii) state pains (you ned to decide) which state (11) alon-furctional patrs. poin totake States falrepath








papergrie tweed cheek is done blue one first captured data edge and second laurating schip chick is done blue first lownohod and friest captured check edge clock uncertainly clock tree to lost cis before CTS clock fitter + margin = closekstreng + Idang STA engine take man belongs for schop and men delays for hold hime for splup, sleve armer " hold, fast corner - The clerek uncertaining value is used each clare. worst cove senemuselve Lavened - So in word cove we cell attemp - Thew to Captured effective time period Ill Cels and it is more . Light - + unterfamily - of there is no uncertainty then Sowill setup (-ve skow) add unjurtaining and Mundge will be shifted light by some time




pupergriq clack gating - famous technique for lower clock ? CareT Cone1let 242 elt2 No undured underived edge in Care I A should come before edge of closely i.e. setup time so we have to cheek the satisf and hold him of And gate AND gette is a Combination out but we have to down In hing anolysis for my bocorco it is cons A setup required of me josho lotchen to A pin of AND gate wirit he alk sig att









papergrid Date: / / Slack - Required fine - Avoilal Line (Constraint) (Propuls and delays) the slock - timing met -ve 11 -> not met Setup time slock = (provided satisfiem)

- Greanized stop

Time) troldhine slack - Cprovided Hold hine - required hold Jern (AT-RT) rann Jeley in Jaha pahn) - Delay in elk pahn point delay in clk) - (point Dato in elk fætn delay, we have to include clock penud also