

# ASIC Physical design

## ASIC design flow

System specification



Architectural design



RTL design & Verification



Synthesize the design



Physical design



Mask preparation



Fabrication



Packaging & testing



chip.

Partitioning



floor-planning



placement



CTS



Routting

Placement & routing

signoff

Parasitic extraction



physical verification




Formal Verification



\*\*\* Static Timing Analysis



Power analysis



## Physical verification (DRC)

→ checking physical layout data against fabrication-specific rules.

→ Violating DRC might result in a non-functional circuit or low yield

## LVS (Layout Versus Schematic)

→ Verifies the connectivity of a Verilog netlist and layout netlist.

→ It ~~does~~ doesn't compare functionalities

→ LVS check Examples :- short net, open net, Extract-Error (Parasitic<sup>addition</sup>), Compare Errors, '

## ERC (Electrical rule check)

To confirm the electrical connectivity of a IC design

→ To locate devices connected between power and ground

→ To located device with missing connection

## Formal Verification

→ Verify the two representations of circuit design exhibits same behaviour

→ Power checks

## Parasitic Extraction

→ It provides the electrical information (connectivity, resistance, capacitance, and Inductance).

→ These extractions is used to calculate the delay

STA :- Analysis of digital circuit to determine if the timing constraints ~~are~~ imposed are met and to check the design is working properly

## Power analysis

It is to measure the power consumption of a device, it may also provide, harmonic distortion, peak, mean and many more parameters.