

- ① Chip utilization depends on —
- o Only on standard cells
  - o Standard cells and macros
  - o Only on macros
  - o Standard cells macros & IO pads.
- ② Power switch off (PSO) / Power gating technique in low power is used to reduce
- o Dynamic power
  - o Leakage power
  - o Internal power
  - o A & B
- ③ Why do we re-order scan chains during placement?
- o Because scan chains are group of flipflop.
  - o It does not have timing critical path.
  - o Existing scan is not physical aware
  - o None
- ④ Best floorplan is achieved by
- o Minimize area & delays
  - o Minimize total length of wire
  - o Maximize Routability
  - o all of the above
  - o a & c
- ⑤ Delay of a cell depends on which factors?
- o Output transition and input load.
  - o Input transition and output load
  - o Input transition and output transition

o Input load and output load.

⑥ Concept of fixing timing violations by adjusting clock arrival times at the registers in preCTS stage is called

o Useful skew

o Time borrowing

o Slack adjustment

o There is no such fix.

⑦ Congestion can be resolved by

o Cell padding

o path groups

o Non Default Rules

o All of the above

⑧ Clock buffers are preferred than normal buffers in clock Tree Building because of.

o 50% duty cycle

o Better Power

o Better area

o lesser transition.

⑨ How will be build clock tree for a divided by 2 generated clock?

o Skew groups

o Defining ignore pins

o Defining through pins

o A & C.

⑩ What is routing congestion in the design?

o Ratio of required routing tracks to available routing tracks

o Ratio of available routing tracks to required routing tracks

o Depends on the routing layers available

o None of the above.

(11) Orientation of a cell/Memory is obtained from

- o TECH LEF
- o CELL LEF
- o LIB
- o QRC TECH FILE

(12) What is the effect of high drive strength buffer when added to long nets?

- o Delay on the net increases
- o Capacitance on the net increases
- o Delay on the net decreases
- o IR drop reduces.

(13) In OCV timing check, for setup time, —

- o Max delay is used for launch path & Min delay for capture path.
- o Min delay is used for launch path & Max delay for capture path.
- o Both Max delay is used for launch & capture path.
- o Both Min delay is used for capture & launch paths.

(14) Clock specification file is dependent on

- o Synopsis Design Constraints
- o LIB
- o LEF
- o Timing Corners.

(15) To prevent latch-up, which of the following cells are used.

- o Tie cells
- o Welltap cells
- o Decap cells
- o End cap cells

(16) Channel b/w macros will use the following kind of blockage

- o soft Blockage
- o Partial Blockage
- o Hard Blockage
- o Any of the above.

7) High fan-out net synthesis happens in which stage of VLSI flow?

- o Synthesis
- o preCTS
- o CTS
- o postCTS

18) Block A operates at 0.9V & Block B operates at 1V and is switchable. What kind of low power cells need to be added for paths between A & B?

- o State retention cells
- o Level shifter cells
- o Isolation cells
- o B & C.

19) DRC rule in physical design tools check the following.

- o spacing
- o Maximum allowed Density
- o Opens
- o A & C

20) Which of the following metal layer has Maximum resistance?

- o Metal 2
- o Metal 3
- o Metal 4
- o Metal 5.

21) CRPR stands for —

- o Cell Reconvergence Pessimism Removal
- o Cell Reconvergence prenet Removal
- o Clock Reconvergence pessimism Removal
- o Clock Reconvergence prenet Removal

22) More IR drop is due to —

- o Increase in metal width
- o Increase in metal length
- o Decrease in metal length
- o Lot of metal layers.




Q22. Pitch of the wire is —

- o Min width
- o Min spacing
- o Min width - Min spacing
- o Min width + Min spacing

Q24. What is the goal of CTS ?

- o Minimum IR Drop
- o Minimum EM
- o Minimum skew
- o Minimum slack.

Q25. Hold slack for this path is —



- o 9ns
- o 1ns
- o 15ns
- o -1ns.

Q26. In a reg to reg timing path  $T_{clock-to-q}$  delay is 0.5ns &  $T_{comb}$  delay is 5ns and  $T_{setup}$  is 0.5ns then the clock period should be —

- o 1ns
- o 3ns
- o  $\geq 6ns$
- o 6ns

Q27. Which of the following is having highest priority at final stage (post routed) of the design — ?

- o Setup violation
- o Hold violation
- o skew
- o None

(28) In a reg to reg path if you have setup problem where will you insert buffer.

- o Close to Launch flop
- o Close to Capture flop
- o Median of the net
- o Any legal location allowed on the timing path.

(29) Timing sanity check means (with respect to PD) \_\_\_\_? :

- o Checking timing of routed design without net delays.
- o Checking timing of placed design with net delays.
- o Checking timing of unplaced design without net delays.
- o Checking timing of routed design with net delays.

(30) Which configuration is more preferred during floorplanning?

- o Double back with flipped rows
- o Double back with non flipped rows
- o With Channel spacing b/w rows and no double back
- o With Channel spacing b/w rows and double back.


1 mark

④

① For technology nodes below 65nm the cell CMOS delay —  
as temperature decrease

- o Increases
- o Decreases
- o Remains same
- o none of these.

② Find the correct boolean function for the following ckt.



- o  $((AB) + C)'$
- o  $((A + B)C)'$
- o  $(A' + B')C'$
- o  $(A'B') + C'$

③ The effective channel length of a MOSFET in a saturation decreases with increase in

- o gate voltage
- o drain voltage
- o source voltage
- o body voltage

④ The threshold voltage depends on —

- o Doping of channel
- o Voltage b/w source & substrate
- o Temperature
- o All of the above

⑤ A CMOS ckt only consumes a significant amount of power.

- o when warming up

- when cooling off
- during output transition
- during input transitions

⑥ When the PMOS and NMOS are interchanged with one another

In an inverter, it will act as ?

- Buffer
- Inverter
- AND gate
- OR gate

⑦ For enhancement mode n-channel MOSFET at subthreshold mode,

- $V_{GS} < V_{th}$
- $V_{GS} > V_{th}$  &  $V_{DS} < (V_{GS} - V_{th})$
- $V_{GS} > V_{th}$  &  $V_{DS} > (V_{GS} - V_{th})$
- $V_{GS} > V_{th}$  &  $V_{DS} > (V_{GS} - V_{th})$


⑧ The MOSFET switch in its on-state may be considered equivalent to

- Resistor
- Capacitor
- Inductor
- None of the above

⑨ What happens to delay if we include a resistance at the o/p of a CMOS circuit ?

- Increases
- Decreases
- Remains same


⑩ The threshold voltage for each transistor in figure is 2V. For this ckt to work as an inverter,  $V_i$  must take the values



- -5V @ 0V
- -5V @ 5V
- 0V @ 3V
- 3V @ 5V





- ①. What's the insertion delay, global skew and the lowest local skew from the following clock tree built.



- o 15ns insertion delay, 5ns global skew and 0ns local skew
- o 20ns insertion delay, 5ns global skew and 5ns local skew
- o 20ns insertion delay, 15ns global skew and 5ns local skew
- o 20ns insertion delay, 15ns global skew and 0ns local skew

- ②. What's the hold slack formula in this case where a path starts from positive edge triggered flop to negative edge triggered flop (Tclk is clock period; Thold is hold time; Tskew is clock skew; Tdata is data delay)?



- o  $T_{slack} = T_{clk}/2 - T_{hold} - T_{skew} + T_{data}$
- o  $T_{slack} = T_{clk}/2 + T_{hold} - T_{skew} + T_{data}$
- o  $T_{slack} = T_{clk} + T_{hold} - T_{skew} + T_{data}$
- o  $T_{slack} = T_{hold} - T_{skew} + T_{data}$


③ set-timing - derate - early 1.05

set-timing - derate - late 0.95

with the flat derates applied as above, what will happen to setup slack?

- o Increase
- o Decrease
- o Remains same as before derates
- o Depends on my corner and view.


④ Which slew value will be propagated to SLEW-OUT if SLEW-A is 80ps and SLEW-B is 100ps for hold analysis?




- o 80 ps
- o 100 ps
- o 90 ps
- o 180 ps

⑤ Calculate the channel width b/w the following macros in a design using 5 metal layers with a pitch of 0.4u, spacing of 0.2u, width of 0.2u for metal4 and metal5; pitch of 0.2u, spacing of 0.1u, width of 0.1u for metal2 and metal3.

Macro1 (pins in met3)




Macro2 (pins in met5)



- o  $> = 1.44$
- o  $> = 0.74$
- o  $> = 0.564$
- o  $> = 2.84$

⑥ Find the clock cycle used in the provided scenario:



- ☐ Single Cycle
- ☐ Half cycle path
- ☐ Multi Cycle path
- ☐ False path.

1 Mark:

① The sum of ages of 5 children born at the intervals of 3 years each is 50 years. What is the age of the youngest child?

- ☐ 4 years
- ☐ None of these
- ☐ 8 years
- ☐ 10 years

② What is the probability of getting a sum 9 from two throws of a dice?

- ☐  $\frac{1}{8}$
- ☐  $\frac{1}{6}$
- ☐  $\frac{1}{12}$
- ☐  $\frac{1}{9}$

③ The average weight of 8 person's increases by 2.5kg when a new person comes in place of one of them weighting 65kg. what might be the weight of the new person?

- ☐ 89kg
- ☐ 76kg
- ☐ Data Inadequate
- ☐ 85kg

4. What is the sum of two consecutive even numbers, the difference of whose squares is 84?

- o 34
- o 38
- o 46
- o 42

5. Two bus tickets from city A to B and three tickets from city A to C cost Rs. 77 but three tickets from city A to B and two tickets from city A to C cost Rs. 73. What are the fares for cities B and C from A?

- o Rs. 17, Rs. 13
- o Rs. 13, Rs. 17
- o Rs. 4, Rs. 23
- o Rs. 15, Rs. 14

6. A two digit number is such that the product of the digits is 8. When 18 is added to the number, then the digits are reversed. The number is:

- o 18
- o 24
- o 81
- o 42

7. Look at this series: 31, 29, 24, 22, 17, — what number should come next?

- o 15
- o 14
- o 13
- o 12

8. A boat can travel with a speed of 13 km/hr in still water. If the speed of the stream is 4 km/hr. Find the time taken by the boat to go 68 km downstream.



- 2 Hours
  - 3 Hours
  - 4 Hours
  - 5 Hours
9. A, B and C can do a piece of work in 20, 30 & 60 days respectively. In how many days can A do the work if he is assisted by B and C on every third day?

- 18
- 16
- 15
- 12

10. In a garden, there are 10 rows, and 12 columns of mango trees, the distance b/w the two trees is 2 metres and a distance of one metre is left from all sides of the boundary of the garden. The length of the garden is..

- 24 m
- 22 m
- 20 m
- 26 m

1 mark

1. Decode the following ASCII message.
- 10100111010100101010110001001011001  
01000001001000100000110100101000100

- STUDY\_HARD
- STUDYHARD
- study-hard
- study hard


2. A clock signal with a period of 1s is applied to the input of an enable gate. The o/p must contain six pulses. How long must the enable pulse be active?

- Enable must be active for 0s
- Enable must be active for 3s
- Enable must be active for 6s
- Enable must be active for 12s

③ An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the  $Q_3$  output?

- 1.67 s
- 26.67  $\mu$ s
- 26.7 ms
- 267 ms

④ For the ckt shown in the following.  $I_0-I_3$  are inputs to the 4:1 mux.  $R$  (MSB) and  $S$  are control bits. The output  $Z$  can be represented by



- $PQ + PQ'S + Q'R'S'$
- $PQ' + PQR' + P'Q'S'$
- $PQ'R' + PQR + PARS + Q'R'S'$
- $PQR' + PQRS' + PQ'R'S + Q'R'S'$


⑤ What are the minimum number of 2 to 1 mux required to generate a 2 input AND gate and a 2 input EX-OR gate?

- 1 and 2
- 1 and 3
- 1 and 1
- 2 and 2

⑥ On the third clock pulse, a 4 bit Johnson sequence is  $Q_0=1$   $Q_1=1$   $Q_2=1$  and  $Q_3=0$ . On the fourth clock pulse, the sequence is \_\_\_\_\_

- $Q_0=1, Q_1=1, Q_2=1, Q_3=1$
- $Q_0=1, Q_1=1, Q_2=0, Q_3=0$
- $Q_0=1, Q_1=0, Q_2=0, Q_3=0$
- $Q_0=0, Q_1=0, Q_2=0, Q_3=0$

- ⑦ In the figure, the J & K flps of all the four flip flops are made high. The frequency of the signal at o/p Y is. ⑧



- 0.833 kHz
- 1.0 kHz
- 0.91 kHz
- 0.77 kHz.

- ⑧ A 16 bit module 16 ripple counter uses JK flipflops. If the propagation delay of each flipflop is 50 nsec. the maximum clock frequency that can be used is equal to — (In MHz).

- 12                      ○ 1
- 5                        ○ 9

⑨

- ⑩ An 8 bit successive approximation analog to digital communication has full scale reading of 2.55V and its conversion time for an analog input of 1V is 20  $\mu$ s. The conversion time for a 2V input will be

- 10  $\mu$ micro;s                      ○ 40  $\mu$ micro;s
- 20  $\mu$ micro;s                      ○ 50  $\mu$ micro;s

Mark

- ① If  $A = 4'b1xxz$  and  $B = 4'b1xxx$ , then  $A == B$  will return
- ☐ 1
  - ☐ 0
  - ☐ x
  - ☐ z
  - ☐ 0
  - ☐ 1
- ② If time scale is defined as timescale 10ns/1ns and #1.55a=b; then 'a' gets 'b' after
- ☐ 10ns
  - ☐ 15.5ns
  - ☐ 11ns
  - ☐ 16ns
- ③ In the given code snippet, statement 2 will be executed at
- ```
initial
begin
#5x=1'b0; // statement 1
#15y=1'b1; // statement 2
end
```
- ☐ 15
  - ☐ 5
  - ☐ 20
  - ☐ current simulation time
- ④ Which logic level is not supported by Verilog?
- ☐ U
  - ☐ Z
  - ☐ x
  - ☐ None of the above
- ⑤ Which level of abstraction level is available in Verilog but not in VHDL?
- ☐ Behavioral level
  - ☐ Dataflow level
  - ☐ Gate level
  - ☐ Switch level



1 mark

① Consider the following C function:

```
int f(int n)
```

```
{
```

```
    static int i = 1;
```

```
    if (n >= 5)
```

```
        return n;
```

```
    n = n + i;
```

```
    i++;
```

```
    return f(n);
```

```
}
```

☐ 5

☐ 6

☐ 7

☐ 8

The value returned by  $f(1)$  is

② Loss in precision occurs for typecasting from —

☐ char to short

☐ float to double

☐ long to float

☐ float to int

③ The loop in which the statements within the loop are executed least once is called —

☐ do-while

☐ while

☐ for

☐ goto

④ What is the output of the program given below ?

```
#include <stdio.h>

int main()
{
    enum status { pass, fail, atkt };
    enum status stud1, stud2, stud3;
    stud1 = pass;
    stud2 = atkt;
    stud3 = fail;
    printf ("%d, %d, %d\n", stud1, stud2, stud3);
    return 0;
}
```

⑤ The value of j at the end of the execution of the following C program is \_\_\_\_\_.

```
int incr (int i)
{
    static int count = 0;
    count = count + i;
    return (count);
}

main ()
{
    int i, j;
    for (i = 0; i <= 4; i++)
        j = incr(i);
}
```

o 10

o 4

o 6

o 7