Memory Module

& SRAM compiler

& Menrony architecture

& Bitcell,

& Edge cells, corner cells, tap cells

& IO

& Rowdec

& Control

& Poplerel

Bitall:


4 store 1 bit data: 0/1


G SRAM → 6T bitell. → static, volatile


La Write / Read


Les Foundary /Fab, not editable.

Ly Custom bitcell.










Retention/Stand by


WL=0, access bansiston - Off Bitcell will continue to hold the data

Read:

1



If Pu;



Memory-Design 2)
1. Biteell 1521
2, 2)