
nRF52 Series > nRF52832 > nRF52832 Product Specification

# I<sup>2</sup>S — Inter-IC sound interface

The I<sup>2</sup>S (Inter-IC Sound) module, supports the original two-channel I<sup>2</sup>S format, and left or right-aligned formats. It implements EasyDMA for sample transfer directly to and from RAM without CPU intervention.

The I<sup>2</sup>S peripheral has the following main features:

- · Master and Slave mode
- Simultaneous bi-directional (TX and RX) audio streaming
- Original I<sup>2</sup>S and left- or right-aligned format
- 8, 16 and 24-bit sample width
- Low-jitter Master Clock generator
- Various sample rates



#### Mode

The  $I^2S$  protocol specification defines two modes of operation, Master and Slave.

The I<sup>2</sup>S mode decides which of the two sides (Master or Slave) shall provide the clock signals LRCK and SCK, and these signals are always supplied by the Master to the Slave.


# Transmitting and receiving

The I<sup>2</sup>S module supports both transmission (TX) and reception (RX) of serial data. In both cases the serial data is shifted synchronously to the clock signals SCK and LRCK.

TX data is written to the SDOUT pin on the falling edge of SCK, and RX data is read from the SDIN pin on the rising edge of SCK. The most significant bit (MSB) is always transmitted first.

TX and RX are available in both Master and Slave modes and can be enabled/disabled independently in the CONFIG.TXEN and CONFIG.RXEN.

Transmission and/or reception is started by triggering the START task. When started and transmission is enabled (in CONFIG.TXEN), the TXPTRUPD event will be generated for every RXTXD.MAXCNT number of transmitted data words (containing one or more samples). Similarly, when started and reception is enabled (in CONFIG.RXEN), the RXPTRUPD event will be generated for every RXTXD.MAXCNT received data words.



# **CONFIG.CHANNELS = Stereo, RXTXD.MAXCNT = 1.**

#### Left right clock (LRCK)

The Left Right Clock (LRCK), often referred to as "word clock", "sample clock" or "word select" in I<sup>2</sup>S context, is the clock defining the frames in the serial bit streams sent and received on SDOUT and SDIN, respectively.

In I2S mode, each frame contains one left and right sample pair, with the left sample being transferred during the low half period of LRCK followed by the right sample being transferred during the high period of LRCK.

In Aligned mode, each frame contains one left and right sample pair, with the left sample being transferred during the high half period of LRCK followed by the right sample being transferred during the low period of LRCK.

Consequently, the LRCK frequency is equivalent to the audio sample rate.

When operating in Master mode, the LRCK is generated from the MCK, and the frequency of LRCK is then given as:

LRCK = MCK / CONFIG.RATIO

LRCK always toggles around the falling edge of the serial clock SCK.

#### Serial clock (SCK)

The serial clock (SCK), often referred to as the serial bit clock, pulses once for each data bit being transferred on the serial data lines SDIN and SDOUT.

When operating in Master mode the SCK is generated from the MCK, and the frequency of SCK is then given as:

```
SCK = 2 * LRCK * CONFIG.SWIDTH
```

The falling edge of the SCK falls on the toggling edge of LRCK.

When operating in Slave mode SCK is provided by the external I<sup>2</sup>S master.

#### Master clock (MCK)

The master clock (MCK) is the clock from which LRCK and SCK are derived when operating in Master mode.

The MCK is generated by an internal MCK generator. This generator always needs to be enabled when in Master mode, but the generator can also be enabled when in Slave mode. Enabling the generator when in slave mode can be useful in the case where the external Master is not able to generate its own master clock.

The MCK generator is enabled/disabled in the register **CONFIG.MCKEN**, and the generator is started or stopped by the START or STOP tasks.

In Master mode the LRCK and the SCK frequencies are closely related, as both are derived from MCK and set indirectly through **CONFIG.RATIO** and **CONFIG.SWIDTH**.

When configuring these registers, the user is responsible for fulfilling the following requirements:

1. SCK frequency can never exceed the MCK frequency, which can be formulated as:


```
CONFIG.RATIO >= 2 * CONFIG.SWIDTH
```

2. The MCK/LRCK ratio shall be a multiple of 2 \* CONFIG.SWIDTH, which can be formulated as:

```
Integer = (CONFIG.RATIO / (2 * CONFIG.SWIDTH))
```

The MCK signal can be routed to an output pin (specified in PSEL.MCK) to supply external  $I^2S$  devices that require the MCK to be supplied from the outside.

When operating in Slave mode, the I<sup>2</sup>S module does not use the MCK and the MCK generator does not need to be enabled.



Desired LRCK [Hz]	CONFIG.SWIDTH	CONFIG.RATIO	CONFIG.MCKFREQ	MCK [Hz]	LRCK [Hz]	LRCK error [%]
16000	16Bit	32X	32MDIV63	507936.5	15873.0	-0.8
16000	16Bit	64X	32MDIV31	1032258.1	16129.0	0.8
16000	16Bit	256X	32MDIV8	4000000.0	15625.0	-2.3
32000	16Bit	32X	32MDIV31	1032258.1	32258.1	0.8
32000	16Bit	64X	32MDIV16	2000000.0	31250.0	-2.3
32000	16Bit	256X	32MDIV4	8000000.0	31250.0	-2.3
44100	16Bit	32X	32MDIV23	1391304.3	43478.3	-1.4
44100	16Bit	64X	32MDIV11	2909090.9	45454.5	3.1
44100	16Bit	256X	32MDIV3	10666666.7	41666.7	-5.5

Table 1. Configuration examples

#### Width, alignment and format

The CONFIG.SWIDTH register primarily defines the sample width of the data written to memory. In master mode, it then also sets the amount of bits per frame. In Slave mode it controls padding/trimming if required. Left, right, transmitted, and received samples always have the same width. The CONFIG.FORMAT register specifies the position of the data frames with respect to the LRCK edges in both Master and Slave modes.

When using  $I^2S$  format, the first bit in a half-frame (containing one left or right sample) gets sampled on the second rising edge of the SCK after a LRCK edge. When using Aligned mode, the first bit in a half-frame gets sampled on the first rising edge of SCK following a LRCK edge.

For data being received on SDIN the sample value can be either right or left-aligned inside a half-frame, as specified in **CONFIG.ALIGN**. **CONFIG.ALIGN** affects only the decoding of the incoming samples (SDIN), while the outgoing samples (SDOUT) are always left-aligned (or justified).

When using left-alignment, each half-frame starts with the MSB of the sample value (both for data being sent on SDOUT and received on SDIN).

When using right-alignment, each half-frame of data being received on SDIN ends with the LSB of the sample value, while each half-frame of data being sent on SDOUT starts with the MSB of the sample value (same as for left-alignment).

In Master mode, the size of a half-frame (in number of SCK periods) equals the sample width (in number of bits), and in this case the alignment setting does not care as each half-frame in any case will start with the MSB and end with the LSB of the sample value.

In slave mode, however, the sample width does not need to equal the frame size. This means you might have extra or fewer SCK pulses per half-frame than what the sample width specified in **CONFIG.SWIDTH** requires.

In the case where we use **left-alignment** and the number of SCK pulses per half-frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits after the LSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0.

In the case where we use **left-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:


• Data sent and received on SDOUT and SDIN will be truncated with the LSBs being removed first.


In the case where we use **right-alignment** and the number of SCK pulses per frame is **higher** than the sample width, the following will apply:

- For data received on SDIN, all bits before the MSB of the sample value will be discarded.
- For data sent on SDOUT, all bits after the LSB of the sample value will be 0 (same behavior as for left-alignment).

In the case where we use **right-alignment** and the number of SCK pulses per frame is **lower** than the sample width, the following will apply:

- Data received on SDIN will be sign-extended to "sample width" number of bits before being written to memory.
- Data sent on SDOUT will be truncated with the LSBs being removed first (same behavior as for left-alignment).





#### **EasyDMA**

The  ${\rm I^2S}$  module implements EasyDMA for accessing internal Data RAM without CPU intervention.

The source and destination pointers for the TX and RX data are configured in **TXD.PTR** and **RXD.PTR**. The memory pointed to by these pointers will only be read or written when TX or RX are enabled in **CONFIG.TXEN** and **CONFIG.RXEN**.

The addresses written to the pointer registers **TXD.PTR** and **RXD.PTR** are double-buffered in hardware, and these double buffers are updated for every **RXTXD.MAXCNT** words (containing one or more samples) read/written from/to memory. The events TXPTRUPD and RXPTRUPD are generated whenever the TXD.PTR and RXD.PTR are transferred to these double buffers.

If <u>TXD.PTR</u> is not pointing to the Data RAM region when transmission is enabled, or <u>RXD.PTR</u> is not pointing to the Data RAM region when reception is enabled, an EasyDMA transfer may result in a HardFault and/or memory corruption. See <u>Memory</u> for more information about the different memory regions.

Due to the nature of I<sup>2</sup>S, where the number of transmitted samples always equals the number of received samples (at least when both TX and RX are enabled), one common register RXTXD.MAXCNT is used for specifying the sizes of these two memory buffers. The size of the buffers is specified in a number of 32-bit words. Such a 32-bit memory word can either contain four 8-bit samples, two 16-bit samples or one right-aligned 24-bit sample sign extended to 32 bit.

In stereo mode (CONFIG.CHANNELS=Stereo), the samples are stored as "left and right sample pairs" in memory. Figure 6, Figure 8 and Figure 10 show how the samples are mapped to memory in this mode. The mapping is valid for both RX and TX.

In mono mode (CONFIG.CHANNELS=Left or Right), RX sample from only one channel in the frame is stored in memory, the other channel sample is ignored. Illustrations Figure 7, Figure 9 and Figure 11 show how RX samples are mapped to memory in this mode.

For TX, the same outgoing sample read from memory is transmitted on both left and right in a frame, resulting in a mono output stream.




Figure 6. Memory mapping for 8 bit stereo. CONFIG.SWIDTH = 8Bit, CONFIG.CHANNELS = Stereo.

	31 24	23 16	15 8	7 0
x.PTR	Left sample 3			
x.PTR + 4	Left sample 7	Left sample 6	Left sample 5	Left sample 4
			'	
x.PTR + n - 4	Left sample n-1	Left sample n-2	Left sample n-3	Left sample n-4

	31 16	15 0
x.PTR	Right sample 0	Left sample 0
x.PTR + 4	Right sample 1	Left sample 1
x.PTR + (n*4) - 4	Right sample n - '	Left sample n - 1

Figure 8. Memory mapping for 16 bit stereo. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Stereo.




Figure 9. Memory mapping for 16 bit mono, left channel only. CONFIG.SWIDTH = 16Bit, CONFIG.CHANNELS = Left.

	31	23	0
x.PTR	Sign ext.	Left sample 0	
x.PTR + 4	Sign ext.	Right sample 0	
x.PTR + (n*8) - 8	Sign ext.	Left sample n - 1	
x.PTR + (n*8) - 4	Sign ext.	Right sample n - 1	

Figure 10. Memory mapping for 24 bit stereo. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Stereo.




Figure 11. Memory mapping for 24 bit mono, left channel only. CONFIG.SWIDTH = 24Bit, CONFIG.CHANNELS = Left.

#### Module operation

Described here is a typical operating procedure for the I<sup>2</sup>S module.

1. Configure the  $I^2S$  module using the CONFIG registers

```
// Ratio = 256
 NRF_I2S->CONFIG.RATIO = I2S_CONFIG_RATIO_RATIO_256X <<
                                          I2S CONFIG RATIO RATIO Pos;
  // MCKFREQ = 4 MHz and Ratio = 256 gives sample rate = 15.625 ks/s
  // Sample width = 16 bit
 NRF_I2S->CONFIG.SWIDTH = I2S_CONFIG_SWIDTH_SWIDTH_16Bit <<
                                          I2S_CONFIG_SWIDTH_SWIDTH_Pos;
  // Alignment = Left
 NRF_I2S->CONFIG.ALIGN = I2S_CONFIG_ALIGN_ALIGN_Left <<
                                           I2S CONFIG ALIGN ALIGN Pos;
  // Format = I2S
 NRF_I2S->CONFIG.FORMAT = I2S_CONFIG_FORMAT_FORMAT_I2S <<
                                           I2S CONFIG FORMAT FORMAT Pos;
  // Use stereo
 NRF I2S->CONFIG.CHANNELS = I2S CONFIG CHANNELS CHANNELS Stereo <<
                                          I2S CONFIG CHANNELS CHANNELS Pos;
2. Map IO pins using the PINSEL registers
  // MCK routed to pin 0
 NRF_I2S->PSEL.MCK = (0 << I2S_PSEL_MCK_PIN_Pos) |
                      (I2S_PSEL_MCK_CONNECT_Connected <<
                                                     I2S PSEL MCK CONNECT Pos);
  // SCK routed to pin 1
 NRF I2S->PSEL.SCK = (1 << I2S PSEL SCK PIN Pos) |
                      (I2S_PSEL_SCK_CONNECT_Connected <<
                                                     I2S_PSEL_SCK_CONNECT_Pos);
  // LRCK routed to pin 2
 NRF_I2S->PSEL.LRCK = (2 << I2S_PSEL_LRCK_PIN_Pos) |
                       (I2S PSEL LRCK CONNECT Connected <<
                                                     I2S_PSEL_LRCK_CONNECT_Pos);
  // SDOUT routed to pin 3
 NRF I2S->PSEL.SDOUT = (3 << I2S PSEL SDOUT PIN Pos) |
                         (I2S_PSEL_SDOUT_CONNECT_Connected <<
                                                     I2S PSEL SDOUT CONNECT Pos);
  // SDIN routed on pin 4
 NRF_I2S->PSEL.SDIN = (4 << I2S_PSEL_SDIN_PIN_Pos) |
                       (I2S PSEL SDIN CONNECT Connected <<
                                                     I2S_PSEL_SDIN_CONNECT_Pos);
3. Configure TX and RX data pointers using the TXD, RXD and RXTXD registers
 NRF_I2S->TXD.PTR = my_tx_buf;
 NRF I2S->RXD.PTR = my rx buf;
 NRF_I2S->TXD.MAXCNT = MY_BUF_SIZE;
4. Enable the I<sup>2</sup>S module using the ENABLE register
 NRF I2S->ENABLE = 1;
5. Start audio streaming using the START task
 NRF_I2S->TASKS_START = 1;
6. Handle received and transmitted data when receiving the TXPTRUPD and RXPTRUPD events
```

```
if(NRF_I2S->EVENTS_TXPTRUPD != 0)
{
    NRF_I2S->TXD.PTR = my_next_tx_buf;
    NRF_I2S->EVENTS_TXPTRUPD = 0;
}
if(NRF_I2S->EVENTS_RXPTRUPD != 0)
{
    NRF_I2S->RXD.PTR = my_next_rx_buf;
    NRF_I2S->EVENTS_RXPTRUPD = 0;
}
```

#### Pin configuration

The MCK, SCK, LRCK, SDIN and SDOUT signals associated with the  $I^2S$  module are mapped to physical pins according to the pin numbers specified in the PSEL.x registers.

These pins are acquired whenever the I<sup>2</sup>S module is enabled through the register **ENABLE**.

When a pin is acquired by the  $I^2S$  module, the direction of the pin (input or output) will be configured automatically, and any pin direction setting done in the GPIO module will be overridden. The directions for the various  $I^2S$  pins are shown below in **Table 2** and **Table 3**.

To secure correct signal levels on the pins when the system is in OFF mode, and when the I<sup>2</sup>S module is disabled, these pins must be configured in the GPIO peripheral directly.

l <sup>2</sup> S signal	l <sup>2</sup> S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Output	0	
SCK	As specified in PSEL.SCK	Output	0	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 2. GPIO configuration before enabling peripheral (master mode)

l <sup>2</sup> S signal	l <sup>2</sup> S pin	Direction	Output value	Comment
MCK	As specified in PSEL.MCK	Output	0	
LRCK	As specified in PSEL.LRCK	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
SDIN	As specified in PSEL.SDIN	Input	Not applicable	
SDOUT	As specified in PSEL.SDOUT	Output	0	

Table 3. GPIO configuration before enabling peripheral (slave mode)

# Registers

Base address	Peripheral	Instance	Description	Configuration
0x40025000	I2S	I2S	Inter-IC Sound Interface	

Table 4. Instances

Register	Offset	Description
TASKS_START	0x000	Starts continuous I2S transfer. Also starts MCK generator when this is enabled.
TASKS_STOP	0x004	Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the {event:STOPPED} event to be generated.
EVENTS_RXPTRUPD	0x104	The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on the SDIN pin.
EVENTS_STOPPED	0x108	I2S transfer stopped.
EVENTS_TXPTRUPD	0x114	The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the SDOUT pin.
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable I2S module.
CONFIG.MODE	0x504	I2S mode.
CONFIG.RXEN	0x508	Reception (RX) enable.
CONFIG.TXEN	0x50C	Transmission (TX) enable.
CONFIG.MCKEN	0x510	Master clock generator enable.
CONFIG.MCKFREQ	0x514	Master clock generator frequency.

Register	Offset	Description	
CONFIG.RATIO	0x518	MCK / LRCK ratio.	
CONFIG.SWIDTH	0x51C	Sample width.	
CONFIG.ALIGN	0x520	Alignment of sample within a frame.	
CONFIG.FORMAT	0x524	Frame format.	
CONFIG.CHANNELS	0x528	Enable channels.	
RXD.PTR	0x538	Receive buffer RAM start address.	
TXD.PTR	0x540	Transmit buffer RAM start address.	
RXTXD.MAXCNT	0x550	Size of RXD and TXD buffers.	
PSEL.MCK	0x560	Pin select for MCK signal.	
PSEL.SCK	0x564	Pin select for SCK signal.	
PSEL.LRCK	0x568	Pin select for LRCK signal.	
PSEL.SDIN	0x56C	Pin select for SDIN signal.	
PSEL.SDOUT	0x570	Pin select for SDOUT signal.	

Table 5. Register Overview

#### **INTEN**

Address offset: 0x300

Enable or disable interrupt

Bit Id	num	ber		31 30 29 2	28	27	262	25 24	232	221	20	19	181	716	5 1	151	41	1312	. 11	11	098	76	54 F		2 1 0 C B
Re	set 0	x00000000		0 0 0	0	0	0	0 0	0 (	0 0	0	0	0	0 0		0 (	)	0 0	0	C	00	0 0	00	0 (	000
ld	RW	Field	Value Id	Value					Des	scrip	tion														
В	RW	RXPTRUPD	Disabled Enabled	0					See Disa	able of EVE able able					-		or I	RXP <sup>-</sup>	ΓRU	IP[	eve)	nt			
С	RW	STOPPED	Disabled Enabled	0 1					See Disa	able of EVE able able						ot fo	or \$	STOI	PPE	D (	even	t			
F	RW	TXPTRUPD	Disabled Enabled	0 1					See Disa	able of EVE able able							or <sup>-</sup>	TXP <sup>-</sup>	ΓRU	IP[	eve)	nt			

# **INTENSET**

Address offset: 0x304

Enable interrupt

ld	num			31 30 29 28													F		СВ
Re	set 0	x00000000		0 0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0 0	0 0	0	0	0 0 0	000	0 0	000
Id	RW	Field	Value Id	Value			Des	cripti	ion										
В	RW	RXPTRUPD							to En				or R	XP1	RU	PD eve	ent		
			Set	1			Ena	ble											
			Disabled	0			Rea	d: Dis	sable	d									
			Enabled	1			Rea	d: En	abled	b									
С	RW	STOPPED					Writ	e '1' 1	to En	able	inter	rupt f	or S	TOF	PPE	D ever	nt		
							See	EVE	NTS_	STO	PPE	· ·							
			Set	1			Ena	ble											
			Disabled	0			Rea	d: Dis	sable	d									
			Enabled	1			Rea	d: En	abled	d									
F	RW	TXPTRUPD							to En				or T	XP1	RU	PD eve	ent		
			Set	1			Ena	ble											
			Disabled	0			Rea	d: Dis	sable	d									
			Enabled	1			Rea	d: En	abled	b									

#### **INTENCLR**

Address offset: 0x308

Disable interrupt

Bit Id	num	ber		31 30 2	29 2	28	27 2	262	25 24	23	22	21	20	19	18	17	16	15	514	13	12	11	10 9	8	76	5 5 4 F		2 1 0 C B
Re	set 0	x00000000		0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (	0 0	0 0	0	000
ld	RW	Field	Value Id	Value						De	esc	ript	ion															
В	RW	RXPTRUPD											to [						t f	or R	XP.	TRU	JPD	ev	ent			
			Clear	1						Di	isak	ole																
			Disabled	0						Re	ead	d: Di	sab	led	1													
			Enabled	1						Re	ead	d: Er	nabl	led														
С	RW	STOPPED								W	rite	· 11'	to [	Disa	able	in	ter	rup	t f	or S	ТО	PPE	D e	vei	nt			
										Se	ee	EVE	NT	S_S	STO	P	PED	)										
			Clear	1						Di	sak	ole																
			Disabled	0						Re	ead	d: Di	sab	led	1													
			Enabled	1						Re	ead	d: Er	nabl	led														
F	RW	TXPTRUPD											to [						t f	or T	XP.	TRU	JPD	ev	ent			
			Clear	1							sak																	
			Disabled	0						Re	ead	d: Di	sab	led	l													
			Enabled	1						Re	ead	d: Er	nabl	led														

#### **ENABLE**

Address offset: 0x500

Enable I2S module.

Bit	num	ber		31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	98	7 6	5 5 4	3 :	210
ld																												Α
Re	set 0	x00000000		0 0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 (	000	0 (	000
ld	RW	Field	Value Id	Value						De	esc	rip	tion															
Α	RW	ENABLE								En	ab	le I	2S 1	mo	dul	e.												
			Disabled	0						Di	sab	ole																
			Enabled	1						En	ıab	le																

#### **CONFIG.MODE**

Address offset: 0x504

I2S mode.

Bit Id	num	ber		31 30 29 28 27	7262524	23222	1 20	191	817	16	151	413	12	11 1	1098	7654	3 2	1 0 A
Re	set 0	x00000000		0 0 0 0 0	0 0 0	0 0 0	0 (	0 (	0 0	0	0	0 C	0	0	0 0 0	0000	0.0	0 0
ld	RW	Field	Value Id	Value		Descri	ption											
A	RW	MODE	Master	0		I2S mo Maste maste PSEL.x	r mod r clco					_				nternal d by		
			Slave	1		Slave r maste					•	-						

#### **CONFIG.RXEN**

Address offset: 0x508

Reception (RX) enable.

Bit	num	ber		31 30 29 28	27 26	2524	232	22	20	19	1817	716	15	141	312	11	1098	765	5 4	3 2 1	0
ld																					Α
Re	set 0	x00000000		0 0 0 0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 (	0 (	0	0 0 0	000	0 (	0 0 0	0 (
ld	RW	Field	Value Id	Value			De	scrip	tion	l											
А	RW	RXEN	Disabled	0			Red	cept	ion (	disa	ena bled ddres	and	nov	v da	ta w	ill be	writte	en to			
			Enabled	1			Red	cept	ion e	enal	oled.										

# **CONFIG.TXEN**

Address offset: 0x50C

Transmission (TX) enable.

	num	ber		31 30 29 28	27 26	2524	232	221	20	191	1817	16	15	141	312	11	1098	7 6	54	3 2	10
ld																					Α
Re	set 0	x00000001		0 0 0 0	0 0	0 0	0 (	0 (	0	0	0 0	0	0	0	0 0	0	0 0 0	0 0	00	0 0	0 1
ld	RW	Field	Value Id	Value			Des	crip	tion												
Α	RW	TXEN					Tra	nsm	issio	on (	TX) e	enab	ole.								
			Disabled	0							isabl XD a				v dat	a wil	l be re	ad			
			Enabled	1			Tra	nsm	issio	on e	nabl	ed.									

#### **CONFIG.MCKEN**

Address offset: 0x510

Master clock generator enable.

ld	numl			31302928 272											А
ке	seru	x00000001		000000	0 0	0 0 0	ı U	0 0 0	U	UU	0 0	U	0 00	0000	0001
ld	RW	Field	Value Id	Value		Descrip	ption								
Α	RW	MCKEN				Master	r clock	gener	ator	enabl	e.				
			Disabled	0		Master connec		_				d PS	EL.MC	Knot	
			Enabled	1		Master PSEL.N		gener	ator	unnir	ng and	MC	Koutp	ut on	

# CONFIG.MCKFREQ

Address offset: 0x514

Master clock generator frequency.

ld	num			A A A A A A A	23222120 19181716 15141312 111098 7654 3210 A A A A A A A A A A A A A A A AAAA AAAA 0 0 0 0
Re	seru	x20000000		0 0 1 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id	Value	Description
Α	RW	MCKFREQ			Master clock generator frequency.
			32MDIV2	0x80000000	32 MHz / 2 = 16.0 MHz
			32MDIV3	0x50000000	32 MHz / 3 = 10.6666667 MHz
			32MDIV4	0x40000000	32 MHz / 4 = 8.0 MHz
			32MDIV5	0x30000000	32 MHz / 5 = 6.4 MHz
			32MDIV6	0x28000000	32 MHz / 6 = 5.3333333 MHz
			32MDIV8	0x20000000	32 MHz / 8 = 4.0 MHz
			32MDIV10	0x18000000	32 MHz / 10 = 3.2 MHz
			32MDIV11	0x16000000	32 MHz / 11 = 2.9090909 MHz
			32MDIV15	0x11000000	32 MHz / 15 = 2.1333333 MHz
			32MDIV16	0x10000000	32 MHz / 16 = 2.0 MHz
			32MDIV21	0x0C000000	32 MHz / 21 = 1.5238095
			32MDIV23	0x0B000000	32 MHz / 23 = 1.3913043 MHz
			32MDIV30	0x08800000	32 MHz / 30 = 1.0666667 MHz
			32MDIV31	0x08400000	32 MHz / 31 = 1.0322581 MHz
			32MDIV32	0x08000000	32 MHz / 32 = 1.0 MHz
			32MDIV42	0x06000000	32 MHz / 42 = 0.7619048 MHz
			32MDIV63	0x04100000	32 MHz / 63 = 0.5079365 MHz
			32MDIV125	0x020C0000	32 MHz / 125 = 0.256 MHz

# **CONFIG.RATIO**

Address offset: 0x518

MCK / LRCK ratio.

Bit Id	num	ber		31302928 27262524	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A
Re	set 0	x00000006		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id	Value	Description
Α	RW	RATIO			MCK / LRCK ratio.
			32X	0	LRCK = MCK / 32
			48X	1	LRCK = MCK / 48
			64X	2	LRCK = MCK / 64
			96X	3	LRCK = MCK / 96
			128X	4	LRCK = MCK / 128
			192X	5	LRCK = MCK / 192
			256X	6	LRCK = MCK / 256
			384X	7	LRCK = MCK / 384
			512X	8	LRCK = MCK / 512

# **CONFIG.SWIDTH**

Address offset: 0x51C

Sample width.

ld	num	ber x00000001		31302928 27262524	23222120 19181716 <b>15141312</b> 111098 <b>7654</b> 3210 AA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000
ld	RW	Field	Value Id	Value	Description
Α	RW	SWIDTH			Sample width.
			8Bit	0	8 bit.
			16Bit	1	16 bit.
			24Bit	2	24 bit.

#### **CONFIG.ALIGN**

Address offset: 0x520

Alignment of sample within a frame.

ld	num			31302																							А	
Id	RW	x000000000 Field	Value Id	0 0 Value	 U	U	U	U	De			_	U	U	U	U	U	U	U	U	U	U	00	U	J U U	U	000	_
A	RW	ALIGN	Left Right	0					Alio Lef Rig	t-a	ligr	ned	l.	am	ple	wi	thiı	n a	fra	me	<b>.</b>							

#### **CONFIG.FORMAT**

Address offset: 0x524

Frame format.

	numl	ber		3130	29	28	27	26	25	24	23	22	21	20	19	18	17 <sup>-</sup>	16	15	14	13	12	11	1098	3	7654	3 2	210
ld Re:	set 0x	<00000000		0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0 0	) (	0000	0 0	A 0 0 0
ld	RW	Field	Value Id	Valu	ıe						De	esc	ript	ion														
A	RW	FORMAT	I2S Aligned	0							Or	igir	nal	orm I2S e (le	for	ma		ht-a	alig	ne	d) f	orn	nat					

#### **CONFIG.CHANNELS**

Address offset: 0x528

Enable channels.

Bit Id	num	ber		31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	8	7654	3 2	210 AA
Re	set 0	x00000000		0 0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0000	0 0	0 0
ld	RW	Field	Value Id	Value						De	esc	ript	tion														
A	RW	CHANNELS	Stereo Left Right	0 1 2						St Le	ere eft o ght	eo. onl		nne	els.												

#### RXD.PTR

Address offset: 0x538

Receive buffer RAM start address.

Bit number Id Reset 0x0000	00000	A A A A A A A	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A A A A
ld RW Field	Value Id	Value	Description
A RW PTR			Receive buffer Data RAM start address. When receiving, words containing samples will be written to this address. This address is a word aligned Data RAM address.

#### TXD.PTR

Address offset: 0x540

Transmit buffer RAM start address.

ld	A A A A A A A	23222120 19181716 15141312 111098 7654 3210 A A A A A A A A A A A A A A A A A A A
Reset 0x00000000	00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id	Value	Description
A RW PTR		Transmit buffer Data RAM start address. When transmitting, words containing samples will be fetched from this address. This address is a word aligned Data RAM address.

#### RXTXD.MAXCNT

Address offset: 0x550

Size of RXD and TXD buffers.

В	t num	ber		3130	292	28	27:	262	524	1 2	3 22	221	20	19	18	17	16	151	14	131	12	11	10	98	7	6 5	4	3 2 1	0
lc																				Α.	Α	Α	Α	ΑА	Α	ΑА	Α	AAA	λA
R	eset 0	x00000000		0 0	0	0	0	0 (	0 C	C	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 0	0	0 0 0	0 (
lc	Id RW Field Value Id Value Description																												
								Size		RXI	) an	d T	XD	bu	ffer	s ii	n nı	um	ber	of	32	bit							

#### **PSEL.MCK**

Address offset: 0x560

Pin select for MCK signal.

Bit number Id Reset 0xFFFFFFFF	31 30 29 28 27 26 25 24 C 1 1 1 1 1 1 1 1 1	23222120 19181716 15141312 111098 7654 3210 A AAAA 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1111 1111
ld RW Field Value Id	Value	Description
A RW PIN	[031]	Pin number
C RW CONNECT  Disconnected  Connected	1 0	Connection Disconnect Connect

#### PSEL.SCK

Address offset: 0x564

Pin select for SCK signal.

ld	num	ber xFFFFFFF		С	23 22 21 20 19 18 17 16 15 14 13 12 11 10 98 76 54 3 2 1 0 A AAAA 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ld	RW	Field	Value Id	Value	Description
Α	RW	PIN		[031]	Pin number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

# PSEL.LRCK

Address offset: 0x568

Pin select for LRCK signal.

ld	num set 0:	ber xFFFFFFF		С	23 22 21 20 19 18 17 16 15 14 13 12 11 10 98 76 54 3 2 1 0 A A A A A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ld	RW	Field	Value Id	Value	Description
Α	RW	PIN		[031]	Pin number
С	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

# **PSEL.SDIN**

Address offset: 0x56C

Pin select for SDIN signal.

Bit number Id Reset 0xFFFFFFFF			31302928 : C	27 26 25 24 1 1 1 1									А	AAAA	
Ne.	SEL U	XIIIIIII		1 1 1 1		'		1	1	1	' '	 -	1 1 1		1111
ld	RW	Field	Value Id	Value		De	scrip	tion							
Α	RW	PIN		[031]		Pir	nur	nber							
С	RW	CONNECT				Со	nne	ction							
			Disconnected	1		Dis	coni	nect							
			Connected	0		Со	nne	ct							

# **PSEL.SDOUT**

Address offset: 0x570

Pin select for SDOUT signal.

Bit number		31 30 29 28 27 C															Α	AAAA		
Reset 0xFFFFFFF			1 1 1 1 1	1 1 1	1	1 1	1	1	1	1 1	1 1	1 1	1	1	1	11	11	1 1	1111	
ld	RW	Field	Value Id	Value		De	escri	otior	1											
Α	RW	PIN		[031]		Pi	n nui	nbe	r											
С	RW	CONNECT				Co	nne	ctior	ı											
			Disconnected	1		Di	scon	nect	t											
			Connected	0		Co	nne	ct												

# Electrical specification

# **I2S timing specification**

Symbol	Description		Min.	Тур.	Мах.	Units	
t <sub>S_SDIN</sub>	SDIN setup time before SCK rising		20			ns	
t <sub>H_SDIN</sub>	SDIN hold time after SCK rising		15			ns	
t <sub>S_SDOUT</sub>	SDOUT setup time after SCK falling		40			ns	
t <sub>H_SDOUT</sub>	SDOUT hold time before SCK falling		6			ns	
t <sub>SCK_LRCK</sub>	SCLK falling to LRCK edge		-5	0	5	ns	
f <sub>MCK</sub>	MCK frequency				4000	kHz	
f <sub>LRCK</sub>	LRCK frequency				48	kHz	
f <sub>SCK</sub>	SCK frequency				2000	kHz	
DC <sub>CK</sub>	Clock duty cycle (MCK, LRCK, SCK)		45		55	%	




Figure 12. I2S timing diagram