


# DIGITAL ELECTRONICS



# Digital Electronics

DEVARAKONDA SURESH JAHNAVI

→ Signal: A func, that represents the variation of a physical quantity with respect to any parameter (or)

Signal is variation of electrical quantity ( $V(t)$  or  $I$ ) with time.

Analog Signal: can define any value within integral

Discrete time signal: can define for discrete time interval (subset of analog signal).

Digital signal:- Here, we represent both time & magnitude. We divide the magnitude axis in to fixed number of levels and "the signals can take value equal to these values/levels only".


Need of Digital Signal:-

→ All real life signals are analog

→ Digital Signal is used in communication process to minimize the effect of noise (unwanted signal).

→ Digital signal is good when noise is small

Introduction of digital Signal:-



Digital system

↓  
Sub system

↓  
Module

↓  
Basic unit (logic gate)

↓  
Circuits (transistors, resistors, capacitors)

## Advantages of digital signal over analog:-

- Noise immunity
- Low B.W usage
- Encryption
- Efficiency is high for long distance transmission

0 Volt → "0" → 'OFF'
5 Volt → "1" → "ON"

342 vs 101  
 ↓           ↓  
 3-digit number   3-bit number

→ 8 bit = 1 byte

## Introduction to Boolean Algebra:-

- It is the set of rules used to simplify the given logic expression "without changing its functionality."
- It is used when no. of variables are less.

### Rules:


i) Complement: A complement =  $\bar{A}$  or  $A'$  or (not A)  $\left[ \begin{array}{c} \bar{0}=1 \\ \bar{1}=0 \end{array} \right]$   
 (NOT)  
 $* (\bar{\bar{A}}) = A$

ii) AND: (both i/p should high)

		1/p
		→ 0/p
		Y
A	B	
0	0	0
0	1	0
1	0	0
1	1	1

$$\begin{aligned}
 &\rightarrow A \cdot A = A \\
 &\rightarrow A \cdot 0 = 0 \\
 &\rightarrow A \cdot 1 = A \\
 &\rightarrow A \cdot \bar{A} = 0
 \end{aligned}$$

+ → OR
• → AND



n = no. of levels

m = no. of switches = no. of bits

$$n = 2^m$$


Eq: 0-5 (1 switch)  
 0V, 5V

0-5 (2 switches)  
 0V, 1.25V, 2.5V, 3.75V

$m \uparrow$ , accuracy  $\uparrow$ .

iii) OR: (either one input should be high)

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



$$\begin{aligned} \rightarrow Y &= A + A = 1 \\ \rightarrow A + 0 &= A \\ \rightarrow \boxed{A + 1 = 1} \\ \rightarrow A + \bar{A} &= 1 \end{aligned}$$

iv) Distributive law:-

$$\rightarrow A \cdot (B + C) = A \cdot B + A \cdot C$$

$$\rightarrow A + (B \cdot C) = (A + B) \cdot (A + C)$$

$$\begin{aligned} \rightarrow \boxed{A + \bar{A}B = A + B} \\ A \cdot (\bar{A}B) &= (A + \bar{A}) \cdot (A + B) \\ &= 1 \cdot (A + B) \\ &= A + B \\ \rightarrow \boxed{\bar{A} + AB = \bar{A} + B} \\ (\bar{A} + A) \cdot (\bar{A} + B) &\uparrow \\ &= 1 \cdot (\bar{A} + B) \uparrow \end{aligned}$$

v) Commutative laws:-

$$\rightarrow A + B = B + A$$

$$\rightarrow A \cdot B = B \cdot A$$

vi) Associative laws:-

$$\rightarrow (A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$\begin{aligned} \text{Eq: } Y &= BAC + \bar{B}A\bar{C} + BC\bar{C} \\ &= A\bar{C}[B + \bar{B}] + BC\bar{C} \\ &= A\bar{C} \cdot 1 + BC\bar{C} \\ &= A\bar{C} + BC\bar{C} \\ Y &= \bar{C}[A + B] \end{aligned}$$

vii) De Morgan's law:

$$\rightarrow (\overline{A+B}) = \bar{A} \cdot \bar{B}$$

$$\rightarrow (\overline{A \cdot B}) = \bar{A} + \bar{B}$$

Advantages of minimization:

→ Reduction of hardware (↓ gates)

→ Cost ↓, speed ↑, area ↓

$$\begin{aligned} 2) Y &= AB + AB' \Rightarrow A[B + B'] = A \\ 3) Y &= AB + A\bar{B}C + A\bar{B}\bar{C} \\ &= A[B + \bar{B}C + \bar{B}\bar{C}] \\ &= A[B + \bar{B}(C + \bar{C})] \\ &= A[B + \bar{B}] \\ &= A \end{aligned}$$

$$\begin{aligned}
 \text{Ex: 4) } Y &= (A+B+C)(A+\bar{B}+C)(A+B+\bar{C}) \\
 &= (A+B+C \cdot \bar{C}) \cdot (A+\bar{B}+C) \\
 &= (A+B+0) \cdot (A+\bar{B}+C) \\
 &= (A+B) \cdot (A+\bar{B}+C) \\
 &= A \cdot (B) \cdot (\cancel{A+\bar{B}} + C) \\
 &= A \cdot B \cdot (\bar{B} + C) \\
 &= A \cdot B \cdot C \\
 Y &= \underline{\underline{A \cdot B \cdot C}}
 \end{aligned}
 \quad 
 \begin{aligned}
 5) Y &= (A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B}) \\
 &= (A(\bar{B} \cdot B)) \cdot (\bar{A}+(B \cdot \bar{B})) \\
 &= (A+0) \cdot (\bar{A}+0) \\
 &= A \cdot \bar{A} \\
 Y &= 0
 \end{aligned}$$

### Redundancy Theorem:-

- Three variables
- Each variable is repeated twice
- One variable is complemented
- Take the complemented variable means don't redundant that variable terms.

$$Y = \cancel{A \cdot B} + \cancel{A} \cdot C + \cancel{B} \cdot C \rightarrow \text{redundant term}$$

$$= A \cdot B + A' C$$

$$\begin{aligned}
 7) F &= \cancel{A} \cdot B + B \cdot \bar{C} + A \cdot C \\
 &\quad \text{redundant} \\
 F &= B \cdot \bar{C} + A \cdot C
 \end{aligned}
 \quad 
 \begin{aligned}
 8) F &= A \cdot \bar{B} + B \cdot C + \cancel{A} \cdot \bar{C} \rightarrow \text{redundant} \\
 F &= A \cdot \bar{B} + B \cdot C
 \end{aligned}$$

$$\begin{aligned}
 9) F &= (A+B) \cdot (\bar{A}+C) \cdot (\cancel{B+C}) \\
 &\quad \text{redundant} \\
 F &= (A+B) \cdot (\bar{A}+C)
 \end{aligned}$$

$$\begin{aligned}
 10) G &= (A+B)(\bar{B}+C)(\bar{A}+C) \\
 G &= (A+B)(\bar{B}+C) \quad \text{redundant}
 \end{aligned}$$

$$\begin{aligned}
 11) F &= \bar{A} \cdot \bar{B} + A \cdot \bar{C} + \cancel{B} \cdot \bar{C} \rightarrow 1 \\
 \text{if all variables are complemented then take} \\
 \text{non-complemented term.}
 \end{aligned}$$

$$F = \bar{A} \cdot \bar{B} + A \cdot \bar{C}$$

Sum of product (SOP form): (used when the o/p is "1")

A	B	C	F
$m_0$	0	0	0
$m_1$	0	0	0
$m_2$	0	1	1
$m_3$	0	1	0
$m_4$	1	0	1
$m_5$	1	0	1
$m_6$	1	1	1
$m_7$	1	1	1

$$\text{Total no. of combinations} = 2$$

$n =$  no. of variables  
 $= 8^3$   
 $= 8$

$$\begin{cases} \bar{x} = 0 \\ x = 1 \end{cases}$$

$$(SOP \text{ form}) \quad f = \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot \overline{C} + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

standard (or) canonical SOP form  
(because we directly written from  
truth table).

Minterms  $\rightarrow$  SOP

$$F(A, B, C) = m_2 + m_4 + m_5 + m_6 + m_7 \\ = \sum m(2, 4; 5, 6, 7)$$

$$F = \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C + A \cdot \overline{B} \cdot \overline{C} + A \cdot B \cdot C$$

$$= \bar{A}B\bar{C} + A\bar{B}[\bar{C}+C] + A\bar{B}[C+\bar{C}]$$

$$= \overline{A}B\overline{C} + A\overline{B} + AB \quad \Rightarrow \quad \overline{A}B\overline{C} + A[\overline{B} + B]$$

$$= \bar{A}B\bar{C} + A$$

$$= A + B\bar{C}$$

minimal sop form

↳ Each minterm does not have all the variables in normal or complemented form, but in canonical/standard SOP form each minterm is having all the variables in normal or complemented form. [eg:  $F = \bar{A}B + AB + \bar{A}\bar{B}$  → here we have  $A, B, \bar{A}, \bar{B}$ ]

$\Theta^y$	A	B	Y
m0	0	0	0
m1	0	1	1
m2	1	0	0
m3	1	1	1

$$Y = \bar{A}B + AB$$

$$Y = B$$

Q4 Simplify the expression for

$$Y(A, B) = \Sigma m(0, 2, 3)$$

$$= m_0 + m_2 + m_4$$

- 45 -


an sol

$$Y = \bar{B} + A \rightarrow \text{minimal}$$

## Product of sum (pos) :-

A	B	C	Y
0	0	0	M0
0	0	1	M1
0	1	0	M2
0	1	1	M3
1	0	0	M4
1	0	1	M5
1	1	0	M6
1	1	1	M7

→ pos form is used when the o/p is "0"



$$Y = (A+B+C) \cdot (A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \rightarrow \text{canonical / standard pos form}$$

3 minterms

$$\text{POS} = \overline{\Sigma_{\text{o/p}}} \quad Y = (A, B, C) = \prod(M_0, M_1, M_3)$$

$$Y = (A+B+C \cdot \bar{C}) \cdot (A+\bar{B}+\bar{C})$$

$$Y = (A+B)(A+\bar{B}+\bar{C})$$

$$Y = A + B \cdot (\bar{B}+\bar{C})$$

$$= A + B \cdot \bar{B} + B\bar{C}$$

$$= A + B\bar{C}$$

$$Y = (A+B) \cdot (A+\bar{C}) \rightarrow \text{Minimal pos form}$$

QY	A	B	Y
M0	0	0	1
M1	0	1	0
M2	1	0	1
M3	1	1	0

$$Y = (A+\bar{B}) \cdot (\bar{A}+\bar{B}) \rightarrow \text{standard pos form}$$

(In canonical pos

form each minterm

will have all the variables (in normal / complimented form).

& for minimal pos vice versa

$$Y = \prod(M_1, M_3)$$

↑  
Product

$$Y = \prod M(1, 3)$$

$$Y = \sum m(0, 2)$$

SOP Form :- More AND gates

POS form :- More OR gates

# SOP & POS form examples:

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

SOP:  $Y(A, B, C) = \sum m(m_0, m_2, m_3, m_6, m_7)$   
 $= \sum m(0, 2, 3, 6, 7)$

POS:  $Y(A, B, C) = \prod M(1, 4, 15)$  rest numbers

SOP:  $Y = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot B \cdot \bar{C} + A \cdot B \cdot C$  (canonical)  
SOP form

$$Y = \bar{A} \bar{B} \bar{C} + \bar{A} B (\bar{C} + C) + A B (\bar{C} + C)$$

$$Y = \bar{A} \bar{B} \bar{C} + \bar{A} B + A B$$

$$Y = \bar{A} \bar{B} \bar{C} + B$$

$$Y = \bar{A} \bar{C} + B \rightarrow \text{Minimal SOP form}$$

POS:  $Y = (A + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C})$  ↳ canonical  
POS form

$$Y = (A + B + \bar{C}) \cdot (\bar{A} + B + C \cdot \bar{C})$$

$$Y = (A + B + \bar{C}) \cdot (\bar{A} + B)$$

$$Y = B + (A + \bar{C}) \cdot \bar{A}$$

$$Y = B + \cancel{A} + \bar{C} \cdot \bar{A}$$

$$Y = B + \bar{C} \cdot \bar{A}$$

$$Y = (B + \bar{C}) \cdot (B + \bar{A}) \rightarrow \text{Minimal POS form}$$

## Minimal to Canonical form Conversion

Q)  $Y = A + \bar{B}C$  1 op

Step-1: how many variables : 3  
what are they : A, B, C

Step-2:

$M_1$	$A\checkmark$	$M_2$	$A\checkmark$
$B\checkmark$		$B\checkmark$	
$C\checkmark$		$C\checkmark$	

Step 3: See example

Q) pos  
 $F = (A+B+\bar{C})(\bar{A}+C)$

(i) A, B, C

(ii) Term-1  $A\checkmark$  | Term-2  $A\checkmark$   
 $B\checkmark$  |  $B\checkmark$   
 $C\checkmark$  |  $C\checkmark$

$$F = (A+B+\bar{C})(\bar{A}+C)$$

$$= (A+B+\bar{C})(\bar{A}+C+(B\cdot B))$$

$$= (A+B+\bar{C})(\bar{A}+\bar{C}+B)(\bar{A}+C+\bar{B}) \rightarrow \text{Canonical pos}$$

Q) In a minimal sop form, the numbers of minterms in logical expression  $A+\bar{B}C$  are 5.

$$f = A + \bar{B}C$$

$$F = \text{(eg 1)} [\text{see top example}]$$

Q) with 2 variables maximum possible minterms & maxterms are :

$$2^n = \text{min/max terms}$$

$$n=2$$

4 max possible min & max terms are there.

Q) for  $n=2$ , what is the total no. of logical expression?

L.no. of variable.

$n=2$  ( $A/B$ )

1	A	$A\bar{B}$	$A\bar{B} = BA$	16 logical exp
0	$\bar{A}$	$\bar{A}B$	$\bar{A}B = B\bar{A}$	
$\bar{A}\bar{B}$	$\bar{A}B$	B	$\bar{A}B$	
$A\bar{B}$	$\bar{B}$	$\bar{A}+\bar{B}$	$\bar{A}+\bar{B}$	

\*  $\therefore$  total no. of logical expression =  $2^n$

$n = \text{no. of variables}$

If  $n=4$

$$\text{total no. of logical expression} = 8^{\text{st}} - 2^{16} = 65536$$

### Positive and Negative logic:

+ve logic general

-ve logic

→ Higher voltage corresponds to logic '1'

→ Higher voltage corresponds to logic '0'

→ lower voltage corresponds to logic '0'

→ lower voltage corresponds to logic '1'

5V → logic '1'

5V → logic '0'

0V → logic '0'

0V → logic '1'

Q) Logic 0 → -5V  
logic 1 → 0V

→ +ve (OR) -ve ?

Q) logic 0 → -1.7V  
logic 1 → -0.8V  
positive logic ✓

## Dual form:

- +ve logic AND gate
- +ve logic OR gate

+ve logic AND gate

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

+ve logic  
AND gate

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

## AND

A	B	Y
L	L	1
L	H	L
L	H	H
H	L	H
H	H	H

## OR

A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H

## +ve logic OR

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

## -ve logic OR

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

- my
- |  |
|--|
| +ve logic AND gate = -ve logic OR gate |
| +ve logic AND gate = +ve logic OR gate |

$$\begin{array}{l} A \cdot B \\ \text{Dual: } \overline{A+B} \\ \text{+ve} \end{array}$$

## Self Dual:

- for any logical expression, n times dual gives the same expression.
- In self dual expression one time dual gives the same expression.

## Dual

$$F = A \cdot B \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot \bar{B} \cdot C$$

$$F = \bar{F}$$

$$\bar{F} = (A+B+\bar{C}) \cdot (\bar{A}+B+C) \cdot (A+\bar{B}+C)$$

$$\bar{\bar{F}} = (A \cdot B \cdot \bar{C}) + (\bar{A} \cdot B \cdot C) + (A \cdot \bar{B} \cdot C)$$

## Self Dual:

$$G = A \cdot B + B \cdot C + A \cdot C$$

$$\bar{G} = (A+B) \cdot (B+C) \cdot (A+C)$$

$$G = \bar{G}$$

$$= (B+A \cdot C) + (A+C)$$

$$= A \cdot B + A \cdot A \cdot C + B \cdot C + A \cdot C \cdot C$$

$$= A \cdot A + A \cdot C + B \cdot C + A \cdot C \cdot C$$

$$= A \cdot A + A \cdot C + B \cdot C$$

→  $n$ -variables → how many self duals are possible  
 $= 2^{2^{n-1}}$

$$n=2 \text{ then, NO. of S.D. expressions} = 2^{2^{2-1}} = 4$$

e.g: A + B

$$\begin{array}{c|c} A \rightarrow A & B \rightarrow B \\ \bar{A} \rightarrow \bar{A} & \bar{B} \rightarrow \bar{B} \end{array} \quad \text{+ S.D. expressions}$$

H.W  
~~Self Dual~~ (i)  $Y = \bar{A} \cdot \bar{B} + \bar{B} \cdot \bar{C} + \bar{A} \cdot \bar{C}$  |  $\text{S.D. } n=4$   
~~or not:~~  $\bar{Y} = (\bar{A}+\bar{B}) \cdot (\bar{B}+\bar{C}) \cdot (\bar{A}+\bar{C})$  |  $\text{NO. of S.D. expressions} = 2^{4-1}$   
 $= 2^3 = 8$

$$\bar{Y} = (\bar{B} + (\bar{A} \cdot \bar{C})) \cdot (\bar{A} + \bar{C})$$

$$\bar{Y} = \bar{B}\bar{A} + \bar{B}\bar{C} + \bar{A}\bar{A}\bar{C} + \bar{A}\bar{C}\bar{C}$$

$$\bar{Y} = \bar{B}\bar{A} + \bar{B}\bar{C} + \bar{A}\bar{C}$$

### Complement:-

$$U = \{a, e, i, o, u\}$$

$$A = \{a, e, i\}$$

$$\bar{A} \text{ or } \tilde{A}$$

$$\bar{A} = U - A$$

$$\bar{A} = \{o, u\}$$

$$U = A + \bar{A}$$

$$= \{a, e, i\} + \{o, u\}$$

$$U = \{a, e, i, o, u\}$$

$$A \leftarrow 0$$

$$U = \{0, 1\}$$

$$A_1 = \{0\}$$

$$\bar{A}_1 = \{1\}$$

$$U = A + \bar{A}$$

$$\bar{0} \rightarrow 1$$

$$\bar{1} \rightarrow 0$$

$$\text{e.g: } F = \bar{A} \cdot B + \bar{B} \cdot A$$

$$\text{i) } \bar{F} = (\bar{A} + B) \cdot (\bar{B} + \bar{A})$$

$$\bar{F} = (A + \bar{B}) \cdot (B + \bar{A})$$

$$= AB + A\bar{A} + \bar{B}B + \bar{A}\bar{B}$$

$$F = \bar{A} \cdot \bar{B} + AB$$

$$2) G = ABC + \bar{A}BC + A\bar{B}C$$

$$\bar{G} = (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + \bar{C})$$

$$(A + B + C)$$

$$= [\bar{B} + \bar{C} + (A, \bar{A})] \cdot$$

$$(\bar{A} + B + C)$$


$$= (\bar{B} + \bar{C}) \cdot (\bar{A} + B + C)$$

$$= \bar{C} + (\bar{B} \cdot (\bar{A} + B))$$

$$\bar{G} = \bar{C} + \bar{A}\bar{B} \checkmark$$


## Venn Diagram:-

## Two variables (A, B)



Minimize the SOP expression for shaded region

$$\begin{aligned}
 1) \quad Y &= A\bar{B} + A\bar{B} + AB \\
 &= (\bar{A} + A)\bar{B} + AB \\
 &= \bar{B} + AB = (\bar{B} + A) \cdot (\bar{B} + B) \\
 Y &= A + \bar{B}
 \end{aligned}$$




GE (RA+RA')

$$G = \overline{A}\overline{B} + \overline{A}B + A\overline{B} + AB$$


2)  $G = \overline{B}(\overline{A}+A) + B(\overline{A}+A)$

$G = \overline{B} + B$  ; ...

$G = 1$  -



$$(AB+BC+CA) \bar{E} \checkmark \leftarrow$$



## Switching circuit:

M → switch variables


N → combinations

$$2^M = N \text{ or } M = \log_2 N$$

AND:  $Y = A \cdot B \rightarrow$  parallel


A	B	Y (bulb)
0	0	0
0	1	0
1	0	0
1	1	1

Series:



A	Y
0	OFF '0'
1	ON '1'


parallel:



A	Y
0	ON '1'
1	OFF '0'


OR:

A	B	Y (bulb)
0	0	0
0	1	1
1	0	1
1	1	1





NOR:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



BY



$$Y = A \cdot (B+C) \cdot \bar{D}$$


$$= A \cdot B \cdot \bar{D} + A \cdot \bar{B} \cdot \bar{D}$$

NAND:

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0


EXOR: "Odd 1's detector"

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



EXNOR:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1



Q1 statement problem:

1) Consider a logic circuit with 3 inputs A, B and C. O/p Y is SOP (high)

for the following

- (i) B and C are true =  $B \cdot C$
- (ii) A and C are false =  $\bar{A} \bar{C}$
- (iii) A, B, C are true =  $A \cdot B \cdot C$
- (iv) A, B, C are false =  $\bar{A} \bar{B} \bar{C}$

Minimize the function Y.

$$\begin{aligned}
 \text{Sol: } Y &= B \cdot C \cdot \bar{A} \bar{C} + A \bar{B} C + A \bar{B} \bar{C} \\
 &= B \cdot C (1 + \bar{A}) + \bar{A} \bar{C} (1 + B) \\
 &= B C + \bar{A} \bar{C} \\
 Y &= \underline{\underline{B C + \bar{A} \bar{C}}}
 \end{aligned}$$

2) Y for the

- (i) A & B are true

(ii)  $\bar{A} \rightarrow T$

$B \rightarrow F$

$C \rightarrow T$

$$Y = AB + A \bar{B} C + A \bar{B} \bar{C}$$

$$= A (B + \bar{B} C + \bar{B} \bar{C})$$

(iii)  $A \rightarrow T$

$B \rightarrow F$

$C \rightarrow F$

$$= \bar{A} (B + \bar{B} (C + \bar{C}))$$

$$Y = \underline{\underline{A}}$$

3) A logic ckt have 3 inputs A, B & C. The output F is high when the majority of inputs are logic 1.

a) minimize the func

b) implement the ckt

Sol:

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$f = \bar{A} BC + A \bar{B} C + A B \bar{C} + A B C$$

$$f = \bar{A} BC + A \bar{B} C + A B (\bar{C} + C)$$

$$f = \bar{A} BC + A \bar{B} C + A B$$

$$f = \bar{A} BC + A [\bar{B} C + B]$$


$$f = \bar{A} BC + A [C + B]$$

$$f = \bar{A} BC + AC + AB$$

$$f = B (\bar{A} C + A) + AC$$

$$f = B (C + A) + AC$$

$$f = B C + B A + AC$$



## Number System:-

→ Number system defines a set of values used to represent quantity.

Name	Base ( $r$ )	radix (or) 0 to ( $r-1$ )
Binary	2	0, 1
Octal	8	0, 1, 2, 3, 4, 5, 6, 7
Decimal	10	0, 1, 2, 3, 4, 5, 6, 7, 8, 9
Quintadecimal	12	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B
Hexadecimal	16	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

4 - 0, 1, 2, 3

BCD etc..

→ Number system & codes → weighted [decimal, binary, octal]  
 unweighted [Gray code, BCD etc..]  
 divided by 2 based on even 3-codes etc..]

weighted eg:

$7392 = 7 \times 10^3 + 3 \times 10^2 + 9 \times 10^1 + 2 \times 10^0$

weights 8 positions

radix  
 $\leftarrow r_1 \rightarrow r_2$   
 $\downarrow N_1 \quad N_2$   
 total no. of digits

$r_1 < r_2$
$N_1 > N_2$

eg:

$$(7392)_{10} \rightarrow (1110011100000)_2$$

$$(7392)_{10} \rightarrow (16340)_8$$

$$(7392)_{10} \rightarrow (1CE0)_{16}$$

## Binary No. System:-

Base/radix = 2 → {0, 1}

Binary digits (0, 1) are called as "bits".

eg:  $10101$  →  $1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$

$\uparrow \uparrow \uparrow \uparrow \uparrow$

$g^4 \quad g^2 \quad g^0$

$$= 1 \times 16 + 0 \times 8 + 1 \times 4 + 0 \times 2 + 1 \times 1$$

$$= 16 + 0 + 4 + 0 + 1$$

$$= 21$$

MSB & LSB

L,  $\hookrightarrow$  if we change LSB (no much change)

(if we change (Almost everything will change))

b<sub>4</sub> b<sub>3</sub> b<sub>2</sub> b<sub>1</sub> b<sub>0</sub>  
1 0 1 0 1  $\hookrightarrow$  LSB  
MSB  $\hookleftarrow$


→ Bit is smallest unit of data

1 Nibble = 4 bits

1 Byte = 8 bits

1 word = 16 bits = 2 bytes

1 double word = 32 bits = 4 bytes



Decimal to Binary / Octal / Hexadecimal :-

for integer part :- weighted division

for fractional part : weighted multiplication.

D to B :- eq 1) (13)<sub>10</sub>  $\rightarrow$  (?)<sub>2</sub>

$$\begin{array}{r} 13 \\ 2 \overline{) 6 \quad -1} \\ 2 \overline{) 3 \quad 0} \\ 2 \overline{) 1 \quad -1} \\ -1 \end{array} \qquad = (1101)_2$$

LSB ↑  
MSB ↑

eq 2) (25.625)<sub>10</sub>  $\rightarrow$  (11001.101)<sub>2</sub>

$$\begin{array}{r} 25 \\ 2 \overline{) 12 \quad -1} \\ 2 \overline{) 6 \quad -0} \\ 2 \overline{) 3 \quad -0} \\ 1 \quad -1 \\ \hline \text{MSB} \end{array} \qquad 25 \rightarrow 11001$$

$$\begin{aligned} 0.625 \times 2 &= 1.25 \Rightarrow 1 \\ 0.25 \times 2 &= 0.50 \Rightarrow 0 \\ 0.50 \times 2 &= 1.00 \Rightarrow 1 \\ &\uparrow \\ &\text{stop} \end{aligned}$$

$0.625 \rightarrow 101$

$$\textcircled{1} \text{ to } 0: \textcircled{1} (112)_{10} \rightarrow (160)_8$$

$$8 \begin{array}{r} | 112 \\ - | 14 \\ \hline 1 \end{array} - 6 \quad \uparrow$$

$$\textcircled{2} (25.625)_{10} \rightarrow (31.50)_8$$

$$8 \begin{array}{r} | 25 \\ - | 3 \\ \hline 1 \end{array}$$

$$0.625 \times 8 = 5.000$$

$$0.000 \times 8 = 0.000$$

$$0 \text{ to } 11: (85.625)_{10} \rightarrow (19.40)_8$$

$$16 \begin{array}{r} | 25 \\ - | 9 \\ \hline 1 \end{array} \quad \uparrow$$

$$0.625 \times 16 = 10.0000$$

$$0.000 \times 16 = 0.0000$$

Binary to Decimal:-

B10P:

$$(10101.11)_2 \rightarrow (21.75)_{10}$$

[Binary, octal, hexadecimal to decimal]  
weighted multiplication

$$\begin{array}{ccccccc} & 1 & 0 & 1 & 0 & 1 & . & 1 & 1 \\ & \uparrow & \uparrow & \uparrow & \uparrow & \uparrow & & \uparrow & \uparrow \\ 2^4 & 2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & & 2^{-1} & 2^{-2} \end{array} \rightarrow 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^1 + 1 \times 2^{-1} + 1 \times 2^{-2} \\ = 16 + 0 + 4 + 0 + 1 + \frac{1}{2} + \frac{1}{4} \\ = 21 + 0.75 \\ = (21.75)_{10} \checkmark$$

0 to 0:-

$$(57.4)_8 \rightarrow (47.5)_{10}$$

$$\begin{array}{ccccc} 5 & 7 & . & 4 & \\ \uparrow & \uparrow & & \uparrow & \\ 8^1 & 8^0 & & 8^{-1} & \end{array} = 5 \times 8^1 + 7 \times 8^0 + 4 \times 8^{-1} \\ = 47.5$$

H to D:-

$$(8AD.4) \rightarrow (2989.25)_{10}$$

$$\begin{aligned} &= 18 \times 16^2 + 10 \times 16^1 + 9 \times 16^0 + 4 \times 16^{-1} \\ &= 2816 + 160 + 13 + 0.25 \\ &= 2989.25 \end{aligned}$$

Octal to Binary & Binary to Octal:-

O to B:-

$$(34.41)_8 \rightarrow (011111.100101)_2$$

011 111 . 100 101

B to O:-

$$(1001.1)_2 \rightarrow (11.4)_8$$

$$\begin{array}{r} 001 \quad 001 \cdot 100 \\ \uparrow \quad \uparrow \quad \uparrow \\ 1 \quad 1 \cdot 4 \end{array}$$

Hexadecimal to Binary & Binary to hexadecimal:-

H to B:-

$$\begin{array}{c} 1100 \ 1010 \\ \downarrow \quad \downarrow \\ (\text{CAF}E + 3D)_{16} \rightarrow (1100101011111110.0011110)_2 \\ \downarrow \quad \downarrow \quad \downarrow \\ 1111 \ 111000111101 \end{array}$$

B to H:-

$$(10001001.1)_2 \rightarrow (89.C)_{16}$$

$$\begin{array}{r} 10001001 \cdot 100 \\ \hline 8 \quad 9 \quad C \end{array}$$

Hexa to octal:-

hexa to binary to octal:-

$$(\text{CAF}D)_{16} \rightarrow (\text{CAF}D)_2$$

$$(\text{CAF}D)_{16} \rightarrow (110010101101)_2$$

$$(110010101101)_2 \rightarrow (6255)_8$$

Octal to hexa:-

Binary to binary to hexa:-

$$(652)_8 \rightarrow (\text{C2})_{16}$$

$$(652)_8 \rightarrow (110101010)_2$$

$$0001\overline{10101010} \rightarrow (\text{A}A)_{16}$$

## Binary Additions:-

$$\begin{array}{r}
 110 \\
 + 101 \\
 \hline
 1011
 \end{array}$$

Carry sum

0+0	sum	Carry
0+1/1+0	1	0
+ 1+1	0	1

## Binary subtraction :-

take borrow

(i)  $11011 - 10110 \rightarrow$

$$\begin{array}{r}
 1x2^4 + 1x2^3 + 0x2^2 + 1x2^1 + 1x2^0 \\
 - (1x2^4 + 0x2^3 + 1x2^2 + 1x2^1 + 0x2^0) \\
 \hline
 00101
 \end{array}$$

(ii)  $1110 - 111 \rightarrow$

$$\begin{array}{r}
 1x2^3 + 1x2^2 + 1x2^1 + 0x2^0 \\
 - (1x2^3 + 1x2^2 + 2x2^1 + 1x2^0) \\
 \hline
 0111
 \end{array}$$

## Binary Multiplication :-

$$\begin{aligned}
 0 \times 0 &= 0 \\
 1 \times 0 = 0 & \quad 0 \times 1 = 0 \\
 1 \times 1 &= 1
 \end{aligned}$$

eg:-  $1010 \times 101$

$$\begin{array}{r}
 1x2^3 + 0x2^2 + 1x2^1 + 0x2^0 \\
 + 1x2^2 + 0x2^1 + 1x2^0 \\
 \hline
 1x1 = 1 \quad 1x0 = 0 \quad 1x1 = 1 \quad 1x0 = 0 \\
 0x1 = 0 \quad 0x0 = 0 \quad 0x1 = 0 \quad 0x0 = 0 \\
 \hline
 (+) \quad 1x1 = 1 \quad 1x0 = 0 \quad 1x1 = 1 \quad 1x0 = 0 \quad X \quad X \\
 \hline
 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 \times 011 \\
 \hline
 1010 \\
 1010X \\
 0000X \\
 \hline
 011110
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 \times 11 \\
 \hline
 1010 \\
 1010X \\
 \hline
 11110
 \end{array}$$

## Binary Division :-

$$\begin{array}{r}
 000111 \\
 \overline{110} \quad 101010 \\
 \underline{-110} \\
 \quad 0 \\
 \quad \underline{-110} \\
 \quad 0
 \end{array}$$

$$\begin{array}{r}
 1010 \\
 -110X1 \\
 \hline
 01001 \\
 (-) \quad 110X1 \\
 \hline
 00110
 \end{array}$$

$$\begin{aligned}
 1 < 110 \\
 10 < 110 \\
 101 < 110 \\
 1010 > 110 \\
 01001 > 110
 \end{aligned}$$

$$\begin{array}{r}
 1001 \rightarrow 1x2^3 + 0x2^2 + 0x2^1 + 1x2^0 \\
 \times 110 \\
 \hline
 0011
 \end{array}$$

$1x2^2$   
 $2x2^1 - 1x2^0$   
 $2x2^2$   
 $1x2^3$   
 $1x2^2 + 1x2^1 + 0x2^0$

$$101010 = 110(000111) + 0$$

### Octal addition:-

$$(i) \begin{array}{r} 5 + 3 \\ 2 1 2 \\ \hline 4 5 5 \end{array}$$

$$(ii) \begin{array}{r} 5 6 7 \\ 2 4 3 \\ \hline 1 0 3 2 \end{array} \xrightarrow{10=1\times 8+2} 10 = 1 \times 8 + 2$$

$8 > 7$

$\hookrightarrow 11 > 7$

$\hookrightarrow 11 = 1 \times 8 + 3$

$1 \times 8 + 0$

### Octal subtraction:-

$$\begin{array}{r} 6 7 4 3 \\ - 5 6 4 \\ \hline 1 5 7 \end{array}$$

$$\begin{array}{r} 1 + 8 = 9 \\ 8 + 1 = 12 \\ \hline 6 2 4 \\ - 2 6 5 \\ \hline 3 3 7 \end{array}$$

### Octal multiplication

$$(i) \begin{array}{r} 7 2 \\ \times 1 2 \\ \hline 1 4 6 4 \\ 1 \times 8 + 6 \xrightarrow{(+) 7 2 \times} 1 0 4 \end{array}$$

$$(ii) \begin{array}{r} 2 2 \\ 3 5 7 \\ \times 1 2 3 \\ \hline \end{array}$$

$$\begin{array}{r} 1 3 \\ - 1 7 \\ \hline 5 \end{array} \xrightarrow{8 \times 2 + 5}$$

$8 \times 1 + 3$

$6 \times 1 + 3$

$8 \times 1 + 6$

$1 0 6 \quad 7 5$

$1 \times 8 + 0$

### Hexadecimal addition:-

$$(i) \begin{array}{r} 5 6 8 9 \\ 4 5 7 4 \\ \hline 9 B F D \end{array}$$

$$(ii) \begin{array}{r} A D D \\ D A D \\ \hline 1 8 8 A \end{array} \begin{array}{l} 13 + 13 = 26 \\ 16 \times 1 + 0 \\ \downarrow A \\ 24 \rightarrow \\ 16 \times 1 + 8 \end{array}$$

### Hexadecimal subtraction

$$(i) \begin{array}{r} 9 6 5 4 \\ - 5 3 2 1 \\ \hline 4 3 3 3 \end{array}$$

$$6 + 16 = 22 - 8 = 14$$

$$3 + 16 = 19 - 7$$

$$(ii) \begin{array}{r} 8 9 6 * 3 4 B \\ - 5 8 7 C \\ \hline 3 E C F \end{array} \begin{array}{l} 11 + 16 = 27 - 12 = 15 \\ 11 + 16 = 27 - 12 = 15 \end{array}$$

### Hexadecimal multiplication

$$(i) \begin{array}{r} 9 4 \\ \times 1 2 \\ \hline 1 2 8 \\ 9 4 \xrightarrow{X} \\ \hline A 6 8 \end{array} \begin{array}{l} 16 \times 1 + 2 \\ 24 \rightarrow 16 \times 1 + 8 \\ 24 + 8 = 16 \times 1 + 4 \\ 20 \rightarrow 16 \times 1 + 3 \\ 20 + 3 = 16 \times 1 + 0 \\ 15 \rightarrow 16 \times 1 + 7 \\ 15 + 7 = 16 \times 1 + 5 \\ 21 \rightarrow 16 \times 1 + 5 \\ 204 = \end{array}$$

$$(ii) \begin{array}{r} A B C \\ \times D E F \\ \hline 2 0 3 4 \\ 1 5 7 8 X \\ \hline 1 7 7 B 4 \end{array} \begin{array}{l} 32 \rightarrow 16 \times 2 + 4 \\ 35 \rightarrow 16 \times 2 + 3 \\ 32 \rightarrow 16 \times 2 + 0 \\ 24 \rightarrow 16 \times 1 + 8 \\ 24 + 8 = 16 \times 1 + 7 \\ 21 \rightarrow 16 \times 1 + 5 \\ 204 = \end{array}$$

$r$ 's complement: - <  $r$ 's complement (radix complement)  
 $\nwarrow$   $r-1$ 's complement (diminished radix complement)

↳ used to simplify subtraction operations.

e.g.: comp of  $(7)_{10}$

AM: 3

\* Formula:  $r^n - N \rightarrow r^1$  complement

$r = \text{radix}$

$N = \text{given no.}$

$n = \text{total no. of digits}$

3)  $N = 76895$

$10^5$  comp

$$\underline{10^5} - 76895$$

$$= 100000 - 76895$$

$$= 23105$$

4)  $N = 11011$

$2^5$  comp

$$\underline{32} = 2^5 - 11011$$

$$= (32)_{10} - 11011$$

$$= (100000) - 11011$$

$$\begin{array}{r} 100000 \\ - 11011 \\ \hline 000101 \end{array}$$

1)  $N = 5690$

Determine  $10^4$  complement

sol:  $r = 10, N = 5690$

$$n = 4$$

$$10^4 - 5690 = 4310,$$

2)  $N = 1101$

determine  $2^4$  comp

sol:  $r = 2, N = 1101$

$$\begin{array}{r} 1101 \\ - 1101 \\ \hline 0001 \end{array}$$

$$= 1000 - 1101$$

$$= 00011$$

$\rightarrow (r-1)^1$  complement:

$$r = 10$$

$$r = 2$$

$$r = 8$$

$$r = 16$$

$r^1$  comp  $\leftarrow (r-1)^1$  comp

$10^1$  comp .  $2^1$  comp

$2^1$  comp .  $1^1$  comp

$8^1$  comp .  $7^1$  comp

$16^1$  comp .  $F^1$  comp

$$r^1 \text{ complement} = r^n - N$$

$$(r-1)^1 \text{ complement} = r^n - N - 1$$

$$(r-1)^s \text{ comp} = r^1 \text{ comp} - 1$$

$$(r-1)^1 \text{ comp} + 1 = r^1 \text{ comp}$$

octal no.

eg:  $7^1$  comp of 5674

$$\begin{aligned} & x \left\{ \begin{aligned} & = 84 - 5674 - 1 \\ & = (4096)_{10} - 5674 - 1 \\ & = (10000)_8 - 5674 - 1 \\ & = 7777 - 5674 \\ & = 2103 \end{aligned} \right. \end{aligned}$$

borrow involved

g)  $8^1$  comp of 5674

sol:  $7^1$  comp of 5674 + 1

$$2103 + 1 = 2104$$

g)  $9^1$  comp of 1101

sol:  $0010$   
 $0011$

NO borrow operation involved

## 1's & 2's complement:

- Ex 1) 1's complement of  $(1010)_2$  is  $0101 \rightarrow$   $\begin{array}{r} 1111 \\ 1010 \\ \hline 0101 \end{array}$
- Ex 2) 2's complement of  $(10111010)_2$  is  $01000110$   

$$\begin{array}{r} 10111010 \\ -01000101 \\ \hline 01000110 \end{array}$$
- Ex 3) 2's comp of  $1100111$  is  $0011001$   

$$\begin{array}{r} 1100111 \\ -0011000 \\ \hline 0011001 \end{array}$$

shortcut for 2's comp:

Step 1: write down the given number

Step 2: starting from LSB, copy all the zeros till the first 1.


Step 3: copy the first 1.

Step 4: complement all the remaining bits.

Eg: 1)  $10111000$   
 $\downarrow$   
 $01001000$   
 $\text{comp}$

2)  $101100$   
 $\downarrow$   
 $010100$   
 $\text{2's comp}$

## Data representation using signed magnitude:



→ In all 4 representation +ve no. is represented in same way.

### i) unsigned Magnitude :-

$$+6 = 110$$

-6 = can't represent

### iii) $\bar{1}^n$ complement :-

(i)  $+6 = 0110$   
 $-6 = 1001$   $\rightarrow$  comp

(ii)  $+9 = 01001$   
 $-9 = 10110$   $\rightarrow$  comp

$$+0 = 0000$$

$$-0 = 1111 \rightarrow$$
 to overcome  
this we have  
 $\bar{0}^n$  comp

### Range:

$$\boxed{-(\alpha^{n-1}-1) \text{ to } (\alpha^{n-1}-1)}$$

$n=5 \rightarrow -15 \text{ to } +15$   
 $n=6 \rightarrow -32 \text{ to } +32$

(iii)  $+10 = 01010$   
 $-10 = 10101$   $\rightarrow$   
 $+4 = 0100$   
 $-4 = 1011$

(iv)  $+23 = 010111$   
 $-23 = 101000$

because  $+23 \notin$

$\boxed{1^8 \text{ Comp of any no. } \Rightarrow \text{ range of } -32 \text{ to } +32}$   
 $\therefore n=6 \text{ (bits)}$

v)  $+9 = 1001$

$$-9 = 10111$$

(-9 with  $\bar{0}^n$  Comp for +9,  
we get 0111, but  
this can't be represented  
as -9 being signed rep,  
we will have to use  
5 bits, hence  $-9 = 10111$ ).

### ii) Signed magnitude :-

(i)  $+6 = 0110$   $\left\{ n=4 \text{ Sign bit + Mag.} \right.$   
 $-6 = 1110 \left. \begin{array}{l} \xrightarrow{+ \rightarrow 0} \\ \xrightarrow{- \rightarrow 1} \end{array} \right\} + \text{Mag}$

(ii)  $+13 = 011011$   $\left\{ n=5 \right.$   
 $-13 = 111011 \left. \begin{array}{l} \xrightarrow{-15 \text{ to } +15} \\ \xrightarrow{+ \rightarrow 0} \end{array} \right\} + \text{Mag}$

range:-  $\boxed{-(\alpha^{n-1}-1) \text{ to } (\alpha^{n-1}-1)}$   
 $n \rightarrow \text{no. of variables/bits}$

$$\text{if } n=4 \rightarrow -7 \text{ to } +7$$

iii)  $+9 = 01100$   
 $-9 = 11100$

iv)  $+16 = 010000$   $\left\{ n=6 \right.$   
 $-16 = 100000 \left. \begin{array}{l} \xrightarrow{-31 \text{ to } +31} \\ \xrightarrow{+ \rightarrow 0} \end{array} \right\} + \text{Mag}$

### iv) $\bar{2}^n$ complement :-

(i)  $+6 = 0110$   $\rightarrow$   $\bar{2}^n$  complement  
 $-6 = 1010$

(ii)  $+4 = 0100$   $\rightarrow$   $\bar{2}^n$  comp  
 $-4 = 1100$

only one zero : 0000

### Range:

$$\boxed{-(\alpha^{n-1}) \text{ to } (\alpha^{n-1}-1)}$$

$$n=4$$
  
 $-2^3 \text{ to } 2^3 - 1$

$$-8 \text{ to } +7$$

iii)  $+5 = 0101$   $1 \rightarrow -ve$   
 $-5 = 1001$

iv)  $-8 = 1000$  (remember 4 bit representation has  
range from -8)  
 $+8 = 01000$  (4-bit rep has range from  
-8 to +7, so we need 5 bits)

## Binary subtraction using 1's complement:

S1: Convert numbers to be subtracted to 8th 1's complement form

S2: Perform the addition.

$$A - B = A + (-B)$$

$\uparrow$   
1's comp of  $B = -B$

- \* S3: (i) If the final carry is '1', then add it to the result obtained in Step 2. (end around carry)  
 (ii) If the final carry is '0', then result obtained in Step 2 is negative & in the 1's comp form

Ex: 1)  $1100 - 0101$   
 $A = 1100$

S1  $B = 0101$

1's comp of  $B = 1010$

S2  $A + (-B) = 1100 + 1010$   
 1's comp of  $B$   $\Rightarrow$   $\begin{array}{r} 1100 \\ 1010 \\ \hline 0110 \end{array}$

S3 final carry = 1  
 So add to result  

$$\begin{array}{r} 0110 \\ + 1 \\ \hline 1011 \end{array}$$

2)  $(0101) - (1100)$

$A = 0101$

S1  $B = 1100$

1's comp of  $B = 0011$

S2  $A + (-B) = \begin{array}{r} 0000 \\ 0101 \\ 0011 \\ \hline 1000 \end{array}$

S3 final carry = 0  
 Result obtained = 1000  
 i.e. -ve, 1's complement  
 $\boxed{1011} \checkmark$

## Binary sub using 2's complement:

S1: Convert no. to be subtracted to its 2's comp form

S2: perform addition

S3: (i) FC is 1, then result in true & its true form  
 (ii) FC is 0, then result is -ve & it is in 2's comp form

Note: Neglect FC in 2's comp  
 (like don't write FC in ans)

Ex: ①  $(1001) - (0100)$

S1 2's comp of  $B = 1001 + 1 = 1100$

S2  $1001 + 1100$

$\begin{array}{r} 1001 \\ + 1100 \\ \hline 0101 \end{array}$

↑  
neglect  
↑  
FC  
↑  
+ve v  
Overflow

$n=4$   
 range: -8 to 8  
 so, if we take FC=1 then  
 $10101 = 21$   
 not in range

\* Condition for overflow:-

$x \oplus y$  are the sign bit of a no.

$z$  is the sign bit of result

$$\bar{x} \cdot \bar{y} \cdot z + x \cdot y \cdot \bar{z} = 0 \text{ (NO overflow)}$$
$$= 1 \text{ (Overflow)}$$

Eq ②  $(0110)_2 - (1011)_2$

$$A = 0110$$

$$B = 1011$$

① 2's comp =  $0100 + 1 = 0101$   
of B


②  $\begin{array}{r} 0110 \\ (+) 0101 \\ \hline \end{array}$

~~1011~~ no F.C., result is -ve in  
2's comp form

③  $\begin{array}{r} 10 \\ 1011 \\ 1^{\text{st}} \text{ comp of result} = 0100 \\ 2^{\text{nd}} \text{ comp of result} = 0101 \\ \hline \end{array}$

## Classification of Codes :-

Code = group of symbols



Decimal - 2421 code

0	0000
1	0001
2	0010
3	0011
4	0100
5	0011
6	0100
7	0101
8	1110
9	1111

Binary coded decimal (BCD) code: (8421 code)

→ each decimal digit is represented by a 4-bit binary no. (0-9)

→ Positional weights are 8-4-2-1

Decimal      BCD(8421)

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

BCD codes for decimal digits

→ 10 out of 16  
 $8^2 = 16$

next 6 are not decimal digits but they are decimal numbers

10	00010000
11	00010001
12	00010010
13	00010011
14	00010100
15	00010101

XXXX  
don't care,  
invalid

conversion of decimal to BCD:-

$$\text{Eg: (i) } (17)_{10} \rightarrow (00010111)_{BCD}$$

$$\text{(ii) } (156)_{10} \rightarrow \underbrace{(000101010110)}_{\text{Packed BCD}}_{BCD}$$

0001 0111

conversion of BCD to decimal:-

$$\text{eg: (i) } (10100)_{BCD} \rightarrow (14)_{10}$$

$$\text{(ii) } (1001001)_{BCD} \rightarrow (49)_{10}$$

$$\frac{00010100}{1 \quad 4}$$

$$\frac{01001001}{4 \quad 9}$$

Packed BCD: BCD numbers representing beyond 9.

Binary vs BCD:

Binary vs BCD

$$(10)_{10}$$

$$1010 - 00010000$$

$$(15)_{10}$$

$$1111 - 00010101$$

\* BCD is less efficient than Binary.

\* Arithmetic operations are difficult

## BCD Addition:-

- (i) sum  $\leq 9$ , final carry = 0  $\rightarrow$  answers in CRT  
 (ii) sum  $\leq 9$ , final carry = 1  $\rightarrow$  answers ex incorrect, to get it correct  $\boxed{\text{just add } 6}$  - 0110  
 (iii) sum  $> 9$ , final carry = 0  $\rightarrow$  11

$$\text{Ex: (i)} \quad (2)_{10} + (6)_{10}$$

$$\text{sum} = 0010 + 0110$$

0010

0110

$$\underline{1000} = 8$$

$$\text{Sum} = 8 \leq 9 \quad \checkmark$$

Carry = 0

$$\text{(ii)} \quad (8)_{10} + (9)_{10}$$

1000

1001

10001

$$\text{sum} = 1 < 9 \quad \text{allowable} \quad \text{to add 6}$$

F.C. = 1

10001

0110

$$\underline{\underline{00010111}}$$

1

+

(17)<sub>10</sub> ✓

$$\text{(iii)} \quad (3)_{10} + (7)_{10}$$

$$\text{sum} \rightarrow \begin{array}{r} 1 \\ 0011 \\ 0111 \\ \hline 1010 \end{array} = 10$$

Sum  $> 9$

Carry = 0

$$\begin{array}{r} 11 \\ 1010 \\ + 0110 \\ \hline 00010000 \end{array}$$

1

0

But 4?

X 10

add

0110

to result

Ans:

sum  $> 9$

↓

invalid  
don't care  
cond

so if we  
add 6

we get crt  
ans

$$\text{imp ex: } (57) + (26)$$

0101 0111

+ 0010 0110

01111101

13 > 9, carry = 0

so add 0110

01111101

+ 0010 0110

10000111

8 3 Ans

[for 4 LSB's add  
0110]

## Shift ADD-3 Method:-

to convert Binary to BCD:

Operations	Renx	Onen	Binary (Decimal)
original no			1111
shift		01	111
shift		011	11
shift		0001	1
Add-3		011	
shift	0001	0101	→ no number → stop

15  $\rightarrow$  1111  
 0001 0101

why 3 times?

If we do 3 times  
means then only  
we get  $> 4$ .

R-4-2-1 code (BCD code): ( $2^4$  4 2 1 code)

why 1? to distinguish two 2's.

Decimal	LSD Net-1 <u>2421</u>	Net-2 <u>2421</u>	
0	0000	0000	
1	0001	0001	
2	0010	0010	
3	0011	0011	self comp
4	0100	0100	property
5	0101	1011	of
6	0110	1100	2421 code
7	0111	1101	
8	1110	1110	[self complement is called reflective code]
9	1111	1111	

↓

$9 = \overline{0}$        $6 = \overline{3}$   
 $8 = \overline{1}$        $5 = \overline{4}$   
 $7 = \overline{2}$

eq:  $(37)_{10} \rightarrow 2421$

3 +  
0011 0111

(ii)  $\begin{array}{r} 0100 \\ 4 \end{array} \begin{array}{r} 1100 \\ 6 \end{array} \begin{array}{r} 1110 \\ 8 \end{array}$

Decimal

### Excess-3 codes - (BCD code)

Decimal  $\rightarrow$  8-4-2-1 code

Add  
0011  $\rightarrow$  Excess-3

Decimal	BCD	Excess-3
0	0000	0000 + 0011 = 0011
1	0001	0001 + 0011 = 0100
2	0010	0010 + 0011 = 0101
3	0011	0011 + 0011 = 0110
4	0100	0100 + 0011 = 0111
5	0101	0101 + 0011 = 1000
6	0110	0110 + 0011 = 1001
7	0111	0111 + 0011 = 1010
8	1000	1000 + 0011 = 1011
9	1001	1001 + 0011 = 1100

Eq: (24)<sub>10</sub> [\* for every digit, you have add 0011]

$$\begin{array}{r} 000 \\ + 0011 \\ \hline 0011 \end{array} \quad \begin{array}{r} 0100 \\ + 0011 \\ \hline 0011 \end{array} \rightarrow (57)_{\text{Ex-3}}$$

$$\begin{array}{r} 658 \\ \hline \begin{array}{l} 00110 \\ 00101 \\ \hline 10001 \end{array} \end{array} \quad \begin{array}{r} 1000 \\ \hline \begin{array}{l} 0011 \\ 0011 \\ \hline 1011 \end{array} \end{array}$$

Excess-3

\* Ex-3 code is the only unweighted code which is self complementing

\*  $w_3 w_2 w_1 w_0$

$$w_3 + w_2 + w_1 + w_0 = 9 \neq 9$$

2-4-2-1

$$2+4+2+1 = 9 \checkmark$$

$$8+4+2+1 = 15 \neq 9$$

$$3-3-1-1 = 8 \checkmark < 9$$

$$4+3+1+1 = 9 \checkmark$$

Ex-3  
1) 16  
2) 39

obtain  
Excess-3

3) 1208

4) 5-2-1-1

$\downarrow$   
Ans. = 9  
self complementary

1) 16 = 01001001

2) 39 = 01101100

3) 1208 = 0100 0101 0011 1011

### Excess-3 code addition:

eg:  $(2)_{10} + (5)_{10}$

$$(2)_{10} \rightarrow \begin{array}{l} \text{BCD} \\ 0010 \end{array} \rightarrow 0101$$

$$(5)_{10} \rightarrow 0101 \rightarrow 1000$$

ex-3

$$0101 \rightarrow \text{ex-3}$$

$$1000 \rightarrow \text{ex-9}$$

$$\underline{1101} \rightarrow \text{ex-6}$$

→ wrong add hub ex-3

$$1101$$

$$-0011$$

$$\underline{1010}$$

$$\textcircled{10}$$

imp:  $(27)_{10} + (39)_{10}$  ex-ex-3

$$(27)_{10} \rightarrow 00110, 0111 \rightarrow 0101 1010$$

$$(39)_{10} \rightarrow 00111001 \rightarrow 0110 1100$$

$$\begin{matrix} G_2 & \xleftarrow{\text{FC of } G_1 = 1} \\ \text{FC of } G_2 = 0 & 00110 \rightarrow 0101 1010 \end{matrix}$$

$$\begin{array}{r} (+) 0110 1100 \\ \hline 1110 0110 \end{array}$$

$$\begin{array}{r} 1110 0110 \\ -0011 +0011 \\ \hline 1001 1001 \end{array}$$

$$\begin{array}{r} 1001 1001 \\ -0011 +0011 \\ \hline 9 \quad 9 \end{array}$$

$G_1 = FC = 1 \rightarrow$  we will add 3 (0011)

$G_2 = FC = 0 \rightarrow$  we will hub to it 31.

$$\begin{array}{r} 27 \\ 39 \\ 66 \\ +33 \\ \hline 99 \end{array}$$

Gray code: (Reflected Binary code) / cyclic code.

→ unweighted code

→ unit distance code & minimum error code

\* → two successive values differ in only 1 bit

→ binary no is converted to Gray code to reduce switching o/p

used to error correction.

<u>Decimal</u>	<u>Binary</u>	<u>Graycode</u>
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000
16	10000	0000

Stable  
1000  
switching  
speed

only  
one  
time  
high  
switching  
speed?

- Binary to Gray code:
- S1: Record MSB as it is
  - S2: Add the MSB to the next bit, record the sum & neglect the carry (X-OR)
  - S3: Repeat the process

Ex:- Convert 1011 to gray code.

(i) 1011

S1 1011

S2  $\begin{array}{r} 1 \ 1 \ 1 \ 0 \\ \text{X-OR} \\ \hline 1 \ 0 \ 0 \ 1 \end{array}$

(ii)  $\begin{array}{r} 1 \ 1 \ 1 \ 0 \\ \oplus \\ \hline 1 \ 0 \ 0 \ 1 \end{array}$

$$\begin{aligned} g_3 &= b_3 \\ g_2 &= b_2 \oplus b_3 \\ g_1 &= b_1 \oplus b_2 \\ g_0 &= b_0 \oplus b_1 \end{aligned}$$

(iii)  $\begin{array}{r} 1 \ 1 \ 1 \ 0 \\ \oplus \\ \hline 0 \ 0 \ 0 \ 0 \end{array}$

### Gray code to Binary:

S1: Record the MSB as it is

S2: Add MSB to the next bit of Gray code, record the sum & neglect the carry

S3: Repeat the process

(i)  $\begin{array}{r} 1 \ 1 \ 1 \ 0 \\ \oplus \\ \hline 1 \ 0 \ 0 \ 1 \end{array}$

$b_3 \leftarrow g_3$   
 $b_2 \leftarrow b_3 \oplus g_2$   
 $b_1 \leftarrow b_2 \oplus g_1$   
 $b_0 \leftarrow b_1 \oplus g_0$


to now  
G to B

(ii)  $\begin{array}{r} 1 \ 0 \ 0 \ 1 \\ \oplus \\ \hline 1 \ 1 \ 1 \ 0 \end{array}$

$b_3 = g_3$   
 $b_2 = b_3 \oplus g_2$   
 $b_1 = b_2 \oplus g_1$   
 $b_0 = b_1 \oplus g_0$

What is parity:-

- It is concept to detect errors
  - A "single bit error" is "detected" by it.
  - If there is error in 2 or more bits then it donot going to detect errors.



Tx      Rx

tell us total 1's  
extra bit

e.g. 0100 → odd no. of 1  
0101 → even no. of 1

two types of parity Even  
Odd.

$$\begin{array}{r} \text{* Even} \\ \text{parity} \end{array} \quad \begin{array}{c} \text{original signal} \\ \overbrace{01\ 00} + 1 \\ 11\ 00 + 0 \end{array}$$

\* odd parity

original signal      parity bit  
0100 + 0

0100 + 0  
      - 1

1100 + 1

↑ - 11 40

↑  
even no of '1' unpaired  
Kabbati parity bit = 1

$$0100 + 1 = 0101$$

$$100 + 1 = 010$$

we aren't  
even parity  
(transmitted)

= 0101  
→ received  
(but received  
odd, no  
there is an  
error)

## Hamming code :-

- easy to implement
  - 7-bit hamming code is used commonly.

Data bits - 4 } 7-bit hamming code  
parity bits - 3      ,  $n$  where  $n =$

A diagram showing a sequence of numbers from 7 down to 1, with a diagonal line separating them from a series of shaded boxes above it.

for  
where  
pantry  
bit  
should  
lie.

$$\frac{2}{2} =$$

E9 1011  
101010

$$\begin{array}{c} \text{P}_1 \xrightarrow{\text{C}_1} \text{D}_3 \text{D}_5 \text{D}_7 \\ \text{O}_2 \xrightarrow{\text{C}_2} \text{D}_3 \text{D}_6 \text{D}_7 \\ \text{O}_3 \xrightarrow{\text{C}_3} \text{D}_1 \text{D}_5 \text{D}_7 \end{array}$$

$$P_4 = D^T D_4 D T \\ = 1 \cdot 0, P_4 = 0 \text{ for even parity} \quad P_1 =$$

Ques. If the 7-bit hamming code word received by a computer is 1011011. Assuming the even parity state whether the received code word is correct or wrong. If wrong locate the bit having error.

Sol:

1011011

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	P <sub>1</sub>	D <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>
1	0	1	1	1	0	1

$P_4 = 1$

$P_4 \quad D_5 \quad D_6 \quad D_7$   
 1      1      0      1 → total no. of 1's  
 for even parity. 10 wrong, odd parity  
 parity error.

$$P_1 = D_3 D_5 D_7 \times$$

$$P_2 = D_3 P_6 D_7 \times$$

$$P_4 = D_5 D_6 D_7 \times$$

~~Ans~~ L, if we get odd parity, but mentioned even parity then just Parity bit = 1  
 why we get ep, but min op, Parity bit = 1

$P_2 \quad D_3 \quad D_6 \quad D_7 \quad 2 \text{ no.'s of } 1's$   
 $1 \quad 0 \quad 0 \quad 1 \rightarrow \text{even parity}$   
 $P_3 = 0$  no error

$P_1 \quad D_3 \quad D_5 \quad D_7$   
 1      0      1      1 → 3 1's  
 $\boxed{P_1 = 1}$  odd parity

$$P_4 \quad P_2 \quad P_1$$

$$(1 \quad 0 \quad 1)_2 = (5)_{10}$$


so Crt code = 1001011

## Logic gates

Logic gates: It is a physical device which performs logic operation on one or more logical inputs, & produces a single logical output. [Inversion, logical multiplication, logical sum etc...]

- (i) Basic gates: NOT, AND, OR [Because we can implement any logic by using these gates]
- (ii) Universal gates: NAND, NOR [Because, by using only NAND or only NOR we can implement any digital system]
- (iii) Arithmetic gates: X-OR, X-NOR [Because, we use them in arithmetic gates]

### NOT Gate :-




### Truth table:

↳ table having o/p from all possible combinations of i/p's

A	Y
0	1
1	0


a)  
gate



$$Y \rightarrow \begin{cases} 1 & \text{if } i/p = 1 \\ 0 & \text{if } i/p = 0 \end{cases}$$


because of feedback

it is not buffered

- a) Buffer [ $i/p = o/p$ ] → 
- b) Asstable MV
- c) Bistable MV
- d) Square gen

[Asstable, in which the ckt is not stable in either state, it continuously switches from one state to other]

[Bistable, in which the ckt is stable in either state, it can be flipped from one state to the other by an external trigger pulse.]




time period = the time that signal / function repeats the same  
= 61 pd

$$T = 2\pi t_{pd}$$

→ no. of NOT gates

- 3) In the circuit shown, the propagation delay of each NOT gate is 100 psec. Then freq of generated square wave is




$$T = 2 \times 5 \times 100 \times 10^{-12} \text{ (sec)} \quad f = \frac{1}{T}$$

$$T = 1000 \times 10^{-12} \quad f = \frac{1}{10^{-9}}$$

$$\tau = 10^{-9}$$

$$f = 10^9 \Rightarrow f = 16\text{Hz}$$


- A) In the circuit shown, the propagation delay of each NOT gate is 1 nsec, then the time period of generated square wave is



$$T = 2 \times 3 \times 2 \text{ nsec} \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{only considered within PB}$$

AND :- output is high (1) when all the inputs are high

2 i/p AND :-



T, T :-

AB	Y
00	0
01	0
10	0
11	1


\* Associative law :

$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$


\* Commutative law:

$$A \cdot B = B \cdot A$$

3 i/p AND :-



→ Enable & Disable:




ABC	Y
000	0
001	0
010	0
011	0
100	0
101	0
110	0
111	1

→ Unived P/P:


In TTL logic, if any i/p is open or floating it will act at "1" & "ECL" it will act at "0"

here '0' acts as disable




A	B	Y
enable 0/p=0	0	0
0	1	0
1	0	1
1	1	1


"0" → disable with 0/p=0




'1' enable /buffer




(i)






(ii)



(iii) TTL logic




ECL: Disable.




For TTL:  
 $F = A \cdot B \cdot C$

FOR ECL:  
Unived 0/p = 0:  
 $F = 0$

OR: O/p high, if any one or all inputs are high



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Enable & Disable

enable	A	B	Y
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

here "B" acts  
as enable if  
 $A=0$  &  
"B" acts as  
disable if  
 $A=1$

united pip

TTL  $\rightarrow 1$  (open or floating/pip)  
ECL  $\rightarrow 0$  ("")


\* connect to 0  $\begin{cases} TTL=1 \\ ECL=0 \end{cases}$

$$\begin{cases} A \rightarrow Y = A + 0 \\ 0 \end{cases} \quad Y = A + 0 = A$$


$$\begin{cases} A \rightarrow Y = A + B + B \\ 0 \end{cases} \quad Y = A + B$$

$$\begin{cases} A \rightarrow Y = A + 0 \\ 0 \end{cases} \quad Y = A + 0 = A$$


gate: 1) For TTL logic



open for TTL logic






2) for TTL logic



$$\begin{aligned} & (A+B) * (B+1) * 1 \\ & = (A+B) * (B+1) \\ & = AB + B^2 + A + B \\ & = AB + B + A \\ & \Rightarrow B(A+1) + A \\ & = B + A \end{aligned}$$

### NAND Gate :-






NAND gate. = Bubble OR  
gate

T.T:

	A	B	Y
enable o/p = 1	0	0	1
enable inverter	0	1	1
	1	0	1
enable inverter	1	1	0

### NOR Gate:



NOR gate = bubble AND

T.T:		A	B	$\overline{Y}$	Y	O/P.
enable inverter		0	0	0	1	
		0	1	1	0	
		1	0	1	0	
enable inverter		1	1	1	0	

### Associative law: x

$$((\overline{A} \cdot \overline{B}) \cdot \overline{C}) = \overline{A} \cdot (\overline{B} \cdot \overline{C})$$

$$\overline{\overline{AB}} + \overline{C} = \overline{A} + \overline{BC}$$

$$AB + \overline{C} = \overline{A} + BC$$

$$A\overline{C} + B\overline{C} \neq \overline{AB} + \overline{AC}$$

### Commutative law:-

$$\overline{AB} = \overline{BA}$$

$$(\overline{A} + \overline{B}) = (\overline{B} + \overline{A})$$

uninv i/p :- same as AND gate

### Associative law: x

$$(\overline{A+B} + C) = (\overline{A} + (\overline{B+C}))$$

$$\overline{\overline{A+B}} \cdot \overline{C} = \overline{A} \cdot \overline{B+C}$$

$$(\overline{A+B}) \cdot \overline{C} \neq \overline{A} \cdot (\overline{B+C})$$

~~$$\overline{C} \cdot \overline{A} \cdot \overline{B} =$$~~



### Commutative law:

$$(\overline{A+B}) = (\overline{B+A})$$

$$\overline{A \cdot B} = \overline{B \cdot A}$$

uninv o/p: same as OR gate


# Exclusive OR gate : EX-OR / X-OR :-



## Initial CKT

$$Y = A \oplus B$$

$$= A \cdot \bar{B} + \bar{A} \cdot B \quad (\text{or}) \quad (A+B) \cdot (\bar{A}+\bar{B})$$



## Truth table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0


\* OR is Detector

## Enable & disable

$A=0$   
Enable buffer  
 $A=1$   
Enable inverter


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Controlled  
inverter





$0 \rightarrow 0$

$1 \rightarrow 1$



$0 \rightarrow 1$   
 $1 \rightarrow 0$



## Properties:

- (i)  $A \oplus A = 0$
- (ii)  $A \oplus \bar{A} = 1$
- (iii)  $A \oplus 0 = A$
- (iv)  $A \oplus 1 = \bar{A}$

a) If  $A \oplus B = C$  then

$$B \oplus C = A$$

$$A \oplus C = B$$


$$A \oplus B \oplus C = 0$$

iii)  $A \oplus A = 0$

$$\boxed{A \oplus A \oplus A \oplus A}$$

$$0 \oplus A = A$$

$A \oplus A \oplus A \oplus \dots \oplus n = A, n=odd$   
 $= 0, n=even$



Sol: 
$$\begin{array}{c|c|c|c} & Y_1 = X \oplus 1 & Y_2 = \bar{X} \oplus 1 & Y_3 = \bar{\bar{X}} \\ Y_1 = \bar{X} & Y_2 = X & Y_4 = X & Y_{\text{odd}} = \bar{X} \\ & & & Y_{\text{even}} = X = Y_{20} \end{array}$$

Q2 
$$Y = \underbrace{A \oplus \bar{A}}_1 \oplus \underbrace{\bar{A} \oplus A}_1 \oplus \underbrace{A \oplus A}_1 \oplus \underbrace{\bar{A} \oplus \bar{A}}_1 \oplus \underbrace{A \oplus A}_1$$
  

$$\Rightarrow 0 \oplus 0 \oplus A$$
  

$$= \boxed{A}$$


Q3  $f(A, B) = A \oplus B$   
 Simplified form of the func.  $f(f(z \oplus y, z), w) = ?$

Sol: 
$$f(z \oplus y, z) = (z \oplus y) \oplus \cancel{z}$$
  


$$= z \oplus y \oplus z$$
  

$$f(f(z \oplus y, z), w) = z \oplus y \oplus z \oplus w //$$


Exclusive NOR gate : Ex-NOR / XNOR



III



traditional symbol



IEEE symbol

Truth table		
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

when  $A=B$   
o/p = 1

when  $A \neq B$   
o/p = 0

Same i/p  
detector

enable & disable:

enable inverter	A	B	Y
	0	0	1
	0	1	0

enable buffer	A	B	Y
	1	1	1

properties

$$(i) A \oplus A = 1$$

$$A \oplus \bar{A} = 0$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$


$$2) A \oplus A = 1 \\ A \oplus A \oplus A = 1 \Rightarrow A \oplus A \oplus A \oplus A \dots n = A, n = \text{odd} \\ 1, n = \text{even}$$

$$10^A = A$$

3) \* imp EXOR & EX-NOR are complement  $\rightarrow$  even i/p  
EXOR & EX-NOR are same  $\rightarrow$  odd i/p

$$A \oplus B \oplus C = A \oplus B \oplus C \rightarrow \text{odd i/p}$$

$$A \oplus B \oplus C \oplus D = \overline{A \oplus B \oplus C \oplus D} \rightarrow \text{even i/p}$$



$$Y = X \oplus A$$

$$Y = (A \oplus \bar{B}) \oplus (\bar{A} \oplus B)$$

$$= (A \oplus B)(\bar{A} \oplus B) + (\bar{A} \oplus B)(\bar{A} \oplus B)$$

$$= (AB + \bar{A}\bar{B})(\bar{A}\bar{B} + A\bar{B}) + (\bar{A}B + \bar{A}\bar{B})(\bar{A}\bar{B} + A\bar{B})$$

$$= (AB + \bar{A}\bar{B}) + (\bar{A}B + \bar{A}\bar{B})$$

$$= 1$$

$$0) Y = A \oplus A \oplus A \oplus A \oplus A \oplus A$$

$$= (A \oplus A) \oplus (A \oplus A) \oplus (A \oplus A) \oplus A$$

$$= (0 \oplus 0) \oplus (0 \oplus 0) \oplus (0 \oplus 0) \oplus A$$

$$= 0 \oplus 0 \oplus 0 \oplus A$$

$$= A$$

$$(X \cdot X = X)$$

$$(X + \bar{X} = 1)$$

## NAND as universal gate :-

→ AND, OR & NOT are sufficient to implement any digital system.


→ If we can convert NAND or NOR to these three, we can say that any ckt can be implemented.

### NAND as NOT:

$$Y = \overline{A \cdot B}$$


↓

if inputs  
are  
same



### NAND as AND : (complement of p)



$$Y = \overline{A \cdot B}$$



### NAND as OR : (complement of p)


$$Y = \overline{A \cdot B} = \overline{\overline{A} + \overline{B}}$$

OR operation,  $Y = A + B$




**[3 NAND Gate]**

### NAND as NOR:



→ Complementing NAND or OR of p  
to get NOR



**[4 NAND Gate]**

### NAND as EXOR :-

imp



$$Y = A\bar{B} + \bar{A}B$$

2 NOT → 2 NAND gates

2 AND → 4 NAND gates

1 OR → 3 NAND gates

total 9 NAND  
not best way



$$Y = (\overline{AB} \cdot \overline{AB})$$

$$Y = AB + \bar{A}\bar{B}$$

$$= (\overline{A}\bar{B})$$

$$(A \cdot (\overline{A}\bar{B})) = \overline{A} + (A \cdot \bar{B}) = \overline{A}\bar{B}$$


$$Y = A \oplus B$$


$$= \overline{(A\bar{B})}$$

$$B \cdot (\overline{A}\bar{B}) = \overline{B} + (A\bar{B}) = \overline{B} + A\bar{B}$$

$$= \overline{(B\bar{A})}$$

### NAND @ EXNOR :-


A →  → D →  $Y = AB + \bar{A}\bar{B}$




Gate	No. of NAND req.
NOT	- 1
AND	- 2
OR	- 3
NOR	- 4
EXOR	- 4
EXNOR	- 5

Q) Min no. of 2 input NAND gates required to implement

$$Y = \bar{A} \cdot B$$




$$Y = \bar{A} + B = \overline{\bar{A} + B} = \overline{(\bar{A} \cdot \bar{B})}$$




Q) Min. no. of 2 input NAND gates req. to implement

$$(i) \bar{x} \cdot y \cdot z$$



$$(ii) xy + wz$$




## NOR gate :- (or universal gate)

### # NOR OR NOT :-


$$Y = \overline{A+B}$$

$$Y = \overline{A+A}$$


$$Y = \overline{A}$$




### # NOR OR OR :-



### # NOR OR AND




### # NOR OR NAND :-



4 NOR gate


$$(ii) Y = A \cdot B + C \cdot \bar{D}$$

### # NOR OR XNOR :-



$$\begin{aligned} & (A + \overline{A+B}) = \overline{A} \cdot (\overline{A+B}) \\ & (B + \overline{A+B}) = \overline{B} \cdot (\overline{A+B}) \\ & \overline{\overline{A} \cdot (\overline{A+B}) + \overline{B} \cdot (\overline{A+B})} \\ & = \overline{(\overline{A} \cdot (\overline{A+B}))} \cdot \overline{(\overline{B} \cdot (\overline{A+B}))} \\ & = (A + (\overline{A+B})) \cdot (B + (\overline{A+B})) \\ & = A \cdot B + (\overline{A+B}) \\ & = A \cdot B + \overline{A} \cdot \overline{B} = A \oplus B \end{aligned}$$

### # NOR OR XOR :-



Q.Y No. of 2 input NOR gate req to implement (i)  $Y = (\overline{A}+B) \cdot (\overline{C}+D)$

## K-Map - (Karnaugh Map):-

→ for logic minimisation

Boolean Algebra → result is not always minimum because of rules

↓  
minimum

\* But result is not same

& formula not perfect result

& unique

$$F = A + BC$$

T.T:	A	B	C	$B\bar{C}$	$A+B\bar{C}$
M <sub>0</sub>	0	0	0	0	0
M <sub>1</sub>	0	0	1	0	0
M <sub>2</sub>	0	1	0	1	1
M <sub>3</sub>	0	1	1	0	0
M <sub>4</sub>	1	0	0	0	1
M <sub>5</sub>	1	0	1	0	1
M <sub>6</sub>	1	1	0	1	1
M <sub>7</sub>	1	1	1	0	1

must be change = 1 bit

BC  
00 01 11 10  
only

A=0	BC	00	01	11	10
	m <sub>0</sub>	m <sub>1</sub>	M <sub>3</sub>	M <sub>2</sub>	
A=1	m <sub>4</sub>	m <sub>5</sub>	M <sub>7</sub>	M <sub>6</sub>	

8 cells

MSB	LSB	BC	changing	
0	0	00	01	I
1	1	10	11	II

while pairing atleast one new cell must be there

Pairing rule

2'1'1

4'1'1

8'1'1

16'1'1

\* Diagonal pairing X

priority order  
high to low  
16 → 8 → 4 → 2

$$F = I + II \text{ (implicants)}$$

F = non changing variables


F = A · 1 · 1 + 1 · B · C → A changing

B is changing not changing (10)

$$\text{eq 1: } f(A, B, C) = \sum m(1, 3, 5, 7)$$


MSB      LSB      SOP

- (i) find out no. of variables =  $n = 3 (A, B, C)$ ,  
(ii) NO. of cells in K-map =  $2^n = 2^3 = 8$




eq 2:  $f(A, B, C) = \sum m(0, 1, 2, 4, 7)$


sol  $n=3$ , 8 cells



eq 3  $f(A, B, C) = \sum m(1, 3, 6, 7)$




eq:  $f(A, B, C) = \sum m(0, 1, 5, 6, 7)$



Implicant:- The group of 1's is called an implicant.  
eg: 1, 2, 4, 8, 16, etc.


Prime Implicant:- It is the largest possible group of 1's in K-map.

Essential prime implicant:- At least there is single one (EPI) which can't be combined or paired.



Eg: 4-Map with 4 variables:

$$f(a,b,c,d) = \Sigma m(0,2,3,7,11,13,14,15)$$




$$F = I + II + III + IV$$

$$F = cd + abd + abc + \bar{a}\bar{b}\bar{d}$$

eq(ii)  $f(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$

10!




$$F = I + II + III + IV$$

$$f = CD + AC + \bar{A}BD + \bar{B}\bar{D}$$


eq(iii)

$$f(x, y, w, z) = \sum m(1, 5, 7, 9, 11, 13, 15)$$



$$f = \bar{w}z + yz + xz$$


Don't care in K-MAP:-



$$f = A\bar{B} + \bar{A}B = A \oplus B$$

✓ (ii)


with  $x=1$



$$f = A + B$$

K-Map using Max terms (grouping 0's)

eq1:



* Minterms
$X = 1$
* Max terms
$X = 0$

$$F = \bar{A}B + AB$$

$$\bar{F} = \bar{A}\bar{B} + \bar{A}C$$

↳ apply deMorgan's law


$$\begin{aligned}\overline{(F)} &= \overline{(\bar{A}\bar{B} + \bar{A}C)} \\ &= (\overline{\bar{A}\bar{B}}) \cdot (\overline{\bar{A}C}) \\ &= (\bar{A} + \bar{B}) \cdot (\bar{A} + \bar{C})\end{aligned}$$

$$F = (A+B) \cdot (A+C) \rightarrow \text{POS}$$

eq2:

$$f(A, B, C, D) = \prod M (0, 2, 6, 7, 8, 10, 12, 13)$$


$\downarrow$   
max terms



$$\begin{aligned}\bar{F} &= \bar{B}\bar{D} + A\bar{B}\bar{C} + \\ &\quad \bar{A}BC\end{aligned}$$

$$\begin{aligned}F &= (B+D) \cdot (\bar{A}+\bar{B}+C) \cdot \\ &\quad (A+\bar{B}+\bar{C})\end{aligned}$$

# K-Map with 5-variable



## Quine - McCluskey Minimization Technique (tabular method)

↳ for more variables → for complex designs

$$\text{eq: } Y(A, B, C, D) = \Sigma m(0, 1, 3, 7, 8, 9, 11, 15)$$

ABCD
0-0000
1-0001
3-0011
7-0111
8-1000
9-1001
11-1011
15-1111

Step 1:-

Group	minterm	Bin Rep			
		A	B	C	D
0	m0	0	0	0	0
1	m1, m8	0	0	0	1
2	m3, m9	0	0	1	0
3	m7, m11	0	1	1	1
4	m15	1	1	1	1

Step-2:

Group	matched pair	Bin-Rep A B C D
0	$m_0 - m_1$ <del><math>m_0 - m_8</math></del>	. 0 0 0 -
		- 0 0 0 ✓
1	$m_1 - m_8$	. 0 0 - 1 ✓
	$m_1 - m_9$	- 0 0 1 ✓
	<del><math>m_8 - m_9</math></del>	1 0 0 - ✓
	<del><math>m_8 - m_9</math></del>	
2	$m_3 - m_7$	0 - 1 1 ✓
	$m_3 - m_{11}$	- 0 1 1 ✓
	$m_9 - m_{11}$	1 0 - 1 ✓
3	$m_7 - m_{15}$	- 1 1 1 ✓
	$m_{11} - m_{15}$	1 - 1 1 ✓

compare  $n^{th}$  &  $(n+1)^{th}$  group  
take minterm with  
one-variable/bit change

Step 3:

Group	MP	Bin-Rep A B C D
0	$m_0 - m_1, m_8 - m_9$	- 0 0 - $\bar{B}\bar{C}$
	$m_0 - m_8 - m_1, m_9$	- 0 0 -
1	$m_1 - m_8 - m_9, m_1$	- 0 - 1 $\bar{B}B$
	$m_1 - m_9 - m_9, m_1$	- 0 - 1
2	$m_3 - m_7 - m_1, m_3$	- - 1 1 $c\theta$
	$m_3 - m_{11} - m_7 - m_3$	- - 1 1

prime implicant table:-

further no matched pair

prime implicant



P-I	minterms involved	0	1	3	7	8	9	11	15	Given minterms
EPI	$\bar{B}\bar{C}$	0, 1, 8, 9	(X)	X		(X)	X			
not EPI	$\bar{B}D$	1, 3, 9, 11	X	X	.		X	X		
EPI	$CD$	3, 11, 7, 15	.		X	(X)		X	(X)	

EPJ = Differential prime implicant

to verify


$$Y = \bar{B}\bar{C} + CD$$

AB	CD	Y
0 0	0 0	0
0 0	0 1	0
0 0	1 0	0
1 1	1 1	0



$$f = \bar{C}\bar{E} + \bar{A}EBC + \bar{B}EBC$$


Q7 DPRO SOP of the func  $f = A + \bar{B}C$  is



$$f = \Sigma(1, 4, 5, 6, 7)$$

or the switching expression corresponding to  $f(A, B, C, D)$   
 $= \Sigma(1, 4, 5, 9, 11, 12)$  is


AM:



$$f = \bar{C}\bar{D}B + \bar{C}D\bar{A} + A\bar{B}D$$

or  $f(w, x, y, z) = \Sigma(1, 3, 4, 6, 9, 11, 12, 14) \rightarrow$

Independent  
of how many  
variables  
 $\downarrow$



$$f = \bar{x}z + x\bar{z}$$

a variable


## 4-bit even parity generator:-

Parity is '1' when no. of 1's in sequence is odd.

$b_3$	$b_2$	$b_1$	$b_0$	$P_0$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

K-map for  $P_0$

$b_3 b_2$	$\bar{b}_3 \bar{b}_2$	$\bar{b}_3 b_2$	$b_3 \bar{b}_2$	$b_3 b_2$
0	1	0	1	
1	0	1	0	
0	1	0	1	
1	0	1	0	



no pairing, single cell pair.

$$P_0 = \bar{b}_3 \bar{b}_2 \bar{b}_1 b_0 + \bar{b}_3 \bar{b}_2 b_1 \bar{b}_0 + \\ \bar{b}_3 b_2 \bar{b}_1 \bar{b}_0 + \bar{b}_3 b_2 b_1 b_0 + \\ b_3 \bar{b}_2 \bar{b}_1 \bar{b}_0 + b_3 \bar{b}_2 b_1 b_0 + \\ b_3 b_2 \bar{b}_1 \bar{b}_0 + b_3 b_2 b_1 \bar{b}_0$$

$$P_0 = b_1 \oplus b_0 (\bar{b}_3 \bar{b}_2 + b_3 b_2) + \\ + b_1 \odot b_0 (b_3 \bar{b}_2 + \bar{b}_3 b_2)$$

$$P_0 = b_1 \odot b_0 (b_3 \oplus b_2) +$$

$$P_0 = (b_1 \overset{A}{\oplus} b_0) (\overset{B}{\bar{b}_3 \oplus b_2}) + \\ (\overset{A}{b_1 \oplus b_0}) (\overset{B}{b_3 \oplus b_2})$$

$$P_0 = A \bar{B} \oplus + \bar{A} B$$

$$P_0 = A \oplus B$$

$$P_0 = (b_1 \oplus b_0) \oplus (b_3 \oplus b_2)$$


$$P_0 = b_0 \oplus b_1 \oplus b_2 \oplus b_3$$

$$P_0 = \bar{b}_3 \bar{b}_2 (\bar{b}_1 \oplus b_0) + \\ \bar{b}_3 b_2 (\bar{b}_1 \oplus b_0) + \\ b_3 \bar{b}_2 (\bar{b}_1 \odot b_0) + \\ b_3 b_2 (\bar{b}_1 \odot b_0)$$

$$P_0 = \bar{b}_3 \bar{b}_2 (\bar{b}_1 \oplus b_0) + \\ \bar{b}_3 b_2 (\bar{b}_1 \oplus b_0) + \\ b_3 \bar{b}_2 (\bar{b}_1 \odot b_0) + \\ b_3 b_2 (\bar{b}_1 \odot b_0)$$

# Seven Segment Display decoder : (0 to 9)

$b_3$	$b_2$	$b_1$ , $b_0$	a	b	c	d	e	f	g	rep
0	0	0 (0)	0	0	1	1	1	1	0	0
0	0	0 (1)	0	1	1	0	0	0	0	1
0	0	1 (2)	1	1	0	1	1	0	1	2
0	0	1 (3)	1	1	1	1	0	0	1	3
0	1	0 (4)	0	1	1	0	0	1	1	4
0	1	0 (5)	1	0	1	1	0	1	1	5
0	1	1 (6)	1	0	1	1	1	1	1	6
0	1	1 (7)	1	1	1	0	0	0	0	7
1	0	0 (8)	1	1	1	1	1	1	1	8
1	0	0 (9)	1	1	1	1	0	1	1	9



A1 0 1 0      } 1 1 1 0 1 1 1  
                 } Don't care.

for 14      14

2 seven segment display decoder we need

NOW, for a

	$b_3b_2$	$b_1b_0$	00	01	11	10
0	00	00	1	0	1	1
1	00	01	0	1	1	1
2	01	01	0	1	1	1
3	01	11	X	X	X	X
4	11	00	1	1	X	X
5	11	01	1	1	X	X
6	10	10	1	1	X	X
7	10	11	1	1	X	X

$$a = b_3 + b_1 + \bar{b}_2 \bar{b}_0 + b_0 b_2$$

for b

	$b_3b_2$	$b_1b_0$	00	01	11	10
0	00	00	0	1	1	1
1	00	01	1	0	1	1
2	01	01	1	0	1	0
3	01	11	X	X	X	X
4	11	00	1	1	X	X
5	11	01	1	1	X	X
6	10	10	1	1	X	X
7	10	11	1	1	X	X

$$c = b_3 + b_2 + \bar{b}_1 + b_0$$

$$b = b_3 + b_1 b_0 + \bar{b}_2 + \bar{b}_1 \bar{b}_0$$

$$d = b_3 + b_1 \bar{b}_0 + \bar{b}_2 \bar{b}_0 + \bar{b}_2 b_1 + b_2 \bar{b}_1 b_0$$

$$e = b_1 \bar{b}_0 + \bar{b}_2 \bar{b}_0$$

$$f = b_3 + b_2 \bar{b}_1 + \bar{b}_2 \bar{b}_0 + \bar{b}_1 \bar{b}_0$$

$$g = b_3 + b_2 \bar{b}_1 + \bar{b}_2 \cdot b_1 + b_1 \bar{b}_0$$

## Combinational Vs Sequential:-


↓  
Op is only dependent  
on present I/p

Op is dependent on  
present I/p & past op's

e.g.: Counter


e.g.: Adder

$$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$$



+1 previous op

prev. op → 4 + 1 → 5      uses  
3 + 1 → 4  
prev op



## HALF ADDER:-



\* used to add single bit no.

\* Doesn't take carry from prev sum

A	B	S	C <sub>0</sub>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$S = A \oplus B$$

$$C_0 = A \cdot B$$




## Full adder


A	B	C	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




for sum:





for Cout




Logic gate



Full adder using HA:-  $2 \text{ HA} = 1 \text{ FA}$



## 4-bit parallel adder using FA :-




sum may be 4bit or 5bit

$$AOB = [C_3 \ S_3 \ S_2 \ S_1 \ S_0]$$

$C_3 = 0 \rightarrow 4\text{bit}$


$C_3 = 1 \rightarrow 5\text{bit}$




IC = 74HC283 for 4-bit full adder

final sum

(Q1)



For 8-bit FA:-





$$A = A_7 \ A_6 \ \dots \ A_0$$

$$B = B_7 \ B_6 \ \dots \ B_0$$

$$A + B = C_7 \ S_7 \ S_6 \ \dots \ S_1 \rightarrow \text{final sum}$$

## HALF SUBTRACTOR:-


$$\begin{array}{r} 10 \\ - 01 \\ \hline 01 \end{array}$$



A	B	D	B <sub>o</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



$$D = A \oplus B$$

$$B_o = \bar{A}B$$



## Full Subtractor:-

A	B	B <sub>in</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	0
1	0	1	0	0
1	-1	0	0	0
1	-1	1	1	1



for D		for B <sub>o</sub>			
A	B <sub>in</sub>	00	01	11	10
0	0	0	1	0	1
0	1	1	1	1	1
1	0	0	0	1	0
1	1	1	0	0	0

Check board configuration

$$D = A \oplus B \oplus B_{in}$$

for B <sub>o</sub>		for D			
A	B <sub>in</sub>	00	01	11	10
0	0	0	1	1	0
0	1	1	1	1	1
1	0	0	0	0	1
1	1	1	0	0	0

$$B_o = B_{in} \bar{A} \bar{B} + \bar{A} B$$

Half using NAND only -  $S = A \oplus B$ ,  $C_{out} = AB$


$$= A \cdot \bar{A}B + B \cdot \bar{A}B + A$$

$$= A \cdot \bar{A}B + B \cdot \bar{A}B$$

$$= A \cdot \bar{A}B + B \cdot \bar{A}B$$


$$= A \cdot (\bar{A} + B) + B \cdot (\bar{A} + B)$$

$$= A\bar{B} + \bar{A}B = A \oplus B$$



$$\text{H.A wing NOR gate :- } S = A \oplus B = AB + BA = \overline{\overline{AB} + AB}$$


$$C_0 = A \cdot B$$



FA wing NAND gate :-

$$S = A \oplus B \oplus C_i$$

$$C_0 = A \cdot B + C_i(A \oplus B)$$



$$O_1 = \neg(A \wedge B)$$

$$O_2 = \neg(O_1 \wedge A)$$

$$O_3 = \neg(O_1 \wedge O_2)$$

$$O_4 = \neg(O_3 \wedge O_5)$$

$$O_5 = \neg(O_4 \wedge \text{cin})$$


$$O_6 = \neg(O_4 \wedge O_5)$$

$$O_7 = \neg(O_5 \wedge \text{cin})$$


$$\text{sum} = \neg(O_6 \wedge O_7)$$

$$\text{carry} = \neg(O_1 \wedge O_5)$$

FA using NOT gate :-



HS using NAND gate :-



$$O_1 = \sim(A \wedge B)$$

$$O_2 = \sim(A \wedge O_1)$$

$$O_3 = \sim(B \wedge O_2) = \sim(O_2 \wedge O_3) = \sim(A \wedge B)$$

$$= \overline{A} \cdot \overline{B} + \overline{B}$$

$$= AB + \overline{B}$$

$$= A + \overline{B}$$


$$= \frac{A + \overline{B}}{A + \overline{B}}$$

$$= \overline{AB}$$

This using NOR gate only:-

$$D = A \oplus B$$


$$B_0 = AB$$



Full subtractor using NAND gates Only:-

$$D = A \oplus B \oplus B_{in}$$

$$B_{out} = \overline{AB} + \overline{A}B_{in} + BB_{in}$$



$$\begin{aligned}
 & \overline{A \cdot B} \cdot B \\
 &= \overline{\overline{A}B + \overline{B}} \\
 &= AB + \overline{B} \\
 &= A + \overline{B}
 \end{aligned}
 \quad
 \begin{aligned}
 &= \overline{(A \oplus B)} B_i \cdot B_i \\
 &= (A \oplus B) B_i + \overline{B_i} \\
 &= A \oplus B + \overline{B_i}
 \end{aligned}
 \quad
 \begin{aligned}
 &= \overline{A} \cdot B + (A \oplus B) B_i \\
 &= \overline{AB} + (AB + \overline{A}B) \cdot B_i \\
 &= \overline{AB} + ABB_i + \overline{A}\overline{B}B_i
 \end{aligned}$$


$$\begin{aligned}
 B_0 &= \overline{(A + \overline{B})} \cdot (A \oplus B + \overline{B_i}) \\
 &= \overline{A + \overline{B}} + (\overline{A} \oplus B + \overline{B_i}) \\
 &= (\overline{A} \cdot B) + (\overline{A} \oplus B \cdot B_i)
 \end{aligned}$$

## R-Bit Multiplier :- multiplies 2 bit no's

$$A = A_1 \ A_0$$

$$B = B_1 \ B_0$$

$$\begin{array}{r} \underline{A \times B} \\ A_1 \ A_0 \quad B_1 \ B_0 \\ \hline C_1 \quad A_1 B_1 \quad A_0 B_1 \quad X \\ C_2 \quad A_1 B_1 \quad A_1 B_0 \quad A_0 B_0 \\ \hline C_1 \quad A_1 B_1 \quad A_0 B_1 \quad C_1 \\ C_2 \quad C_1 \end{array}$$






$$P_0 = A_0 B_0$$

$$P_1 = \underbrace{A_1 B_0 + A_0 B_1}_{+A}$$

$$P_2 = \underbrace{A_1 B_1 + C_1}_{+A}$$

$$P_3 = C_2$$



$$\begin{array}{r} \underline{A \times B} \\ A = \begin{matrix} A_1 & A_0 \\ 1 & 1 \end{matrix} \\ B = \begin{matrix} B_1 & B_0 \\ 1 & 0 \end{matrix} \\ \hline \begin{matrix} 0 & 0 \\ 1 & 1 & X \end{matrix} \\ \hline \begin{matrix} 1 & 1 & 0 \end{matrix} \end{array}$$

Sum =  $x \oplus y$   
Carry =  $x \cdot y$

Carry look ahead adder (CLA adder). Predict the carry

\* Superior than FA due to speed

$(A \oplus B)C_{in}$

A	B	$C_{in}$	$C_0$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$A \cdot B$

doesn't depend

on  $C_{in}$

$$C_0 = \boxed{[A \cdot B] + [(A \oplus B) \cdot C_{in}]} \quad p$$

↑                          ↓  
carry generator      carry propagation

$$C_0 = G + P C_{in}$$

$$C_0 = G + P(C-1)$$

Generalization:

$$\boxed{C_0 = G_i + P_i C_{i-1}}$$

$$p=0$$

$$C_0 = G_0 + P_0 C_{-1} \rightarrow ①$$


$$p=1$$

$$G_1 = G_1 + P_1 C_0$$

$$C_1 = G_1 + P_1 (G_0 + P_0 C_{-1}) \rightarrow ②$$

$$C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{-1} \rightarrow \text{we got } C_1 \text{ in } 2^{\text{nd}} \text{ row}$$

so no need to wait  
for carry to generate




$$p=2$$

$$G = G_2 + P_2 C_1$$

$$C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_{-1})$$

$$= G_2 + P_2 G_1 + P_1 P_2 G_0 + P_2 P_1 P_0 C_{-1}$$



need  $C_2$  in FA we need to wait for  $C_0, C_1$

but here  $C_2 = 0$  terms of  $C_{-1}$ , time will saved

i = 3

$$C_3 = G_3 + P_3 C_2$$

$$C_3 = G_3 + P_3(G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1})$$

$$C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1}$$

$$G_3 = A_3 \cdot B_3$$


$$P_3 = A_3 \oplus B_3$$

$$P_2 = A_2 \oplus B_2$$

$$P_1 = A_1 \oplus B_1$$

$$P_0 = A_0 \oplus B_0$$


$$S_3 = A_3 \oplus B_3 \oplus C_2$$



### BCD Adder

from 0 to 9

Binary sum = BCD sum




why 0 to 9  
bcz we are adding  
decimal  
which is 0 to 9

\* here we don't  
consider carry  
prev sum

if we consider  
carry then  
sum = 0 to 19.

Decimal	Binary sum	BCD sum	
	C S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	C S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>	
0	0 0 0 0 0		
1	0 0 0 0 1		
2	0 0 0 1 0		
3	0 0 0 1 1	Same as Binary sum	
4	0 0 1 0 0		Add '6' when (i) C <sup>+</sup> = 1
5	0 0 1 0 1		(ii) S <sub>3</sub> <sup>+</sup> . (S <sub>2</sub> <sup>+</sup> + S <sub>1</sub> <sup>+</sup> )
6	0 0 1 1 0		(iii) S <sub>3</sub> <sup>+</sup> . S <sub>1</sub> <sup>+</sup>
7	0 0 1 1 1		
8	0 1 0 0 0		
9	0 1 0 0 1		
10	0 1 0 1 0	1 0 0 0 0	= C <sup>+</sup> + S <sub>3</sub> <sup>+</sup> . (S <sub>2</sub> <sup>+</sup> + S <sub>1</sub> <sup>+</sup> ) + S <sub>3</sub> <sup>+</sup> . S <sub>1</sub> <sup>+</sup>
11	0 1 0 1 1	1 0 0 0 1	= C <sup>+</sup> + S <sub>3</sub> <sup>+</sup> S <sub>2</sub> <sup>+</sup> + S <sub>3</sub> <sup>+</sup> . S <sub>1</sub> <sup>+</sup>
12	0 1 1 0 0	1 0 0 1 0	
13	0 1 1 0 1	1 0 0 1 1	
14	0 1 1 1 0	1 0 1 0 0	
15	0 1 1 1 1	1 0 1 0 1	
16	1 0 0 0 0	1 0 1 1 0	
17	1 0 0 0 1	1 0 1 1 1	
18	1 0 0 1 0	1 1 0 0 0	
19	1 0 0 1 1	1 1 0 0 1	



## Introduction to Multiplexers :- (MUX)


→ combinational CKT that selects binary input from one of many I/p lines & directs it to O/p line

→ simple data selector

advantage / why mux:- because ↓

1. Reduce no. of wires → gates ↓
2. " CKT complexity & cost

3. Implementation of various CKT using universal logic CKT




no. of I/p's,  $n = 4$   
no. of S,  $m = 2$   
MUX

a selected variable

If  $S, S_0 = 0\ 0$   
the  $I_0$  will  
selected


If  $S, S_0 = 1\ 1$   
then  $I_3$  will  
selected




Types: Selected variable  
2:1 MUX - 1      no. of I/p's (or)  $n = 2$  → no. of Select lines  
4:1 MUX - 2  
8:1 MUX - 3  
16:1 MUX - 4  
32: MUX - 5

$$m = \log_2 n$$

## 2:1 MUX:-



E	S	Y
0	X	0
1	0	I0
1	1	I1



$$Y = E \cdot \bar{S} \cdot I_0 + E \cdot S \cdot I_1$$


$$Y = E (\bar{S} \cdot I_0 + S \cdot I_1)$$

## 4x1 MUX:

$$n=4 \rightarrow 4 \text{ inputs}$$


$$m=\log_2 4$$

$m=2 \rightarrow 2$  selected variable




$S_1, S_0$	$S_1$
0 0	I <sub>0</sub>
0 1	I <sub>1</sub>
1 0	I <sub>2</sub>
1 1	I <sub>3</sub>

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



## 8x1 MUX:-



$$n=8$$

$$m=\log_2 8$$

$m=3$

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7$$

$S_2, S_1, S_0$	$Y$
0 0 0	I <sub>0</sub>
0 0 1	I <sub>1</sub>
0 1 0	I <sub>2</sub>
0 1 1	I <sub>3</sub>
1 0 0	I <sub>4</sub>
1 0 1	I <sub>5</sub>
1 1 0	I <sub>6</sub>
1 1 1	I <sub>7</sub>

↳ logic gate a/c to eqn

# MDX Tree (higher MUX from lower MUX)

Implement  $4 \times 1$  MUX using  $\text{aximux}$  :-

$4 \times 1$   
 $n = 4$

$$\frac{4}{2} = 2$$


$$2 = 1 + 1$$

$$\frac{2}{2} = 1$$

Once we have  
 '1' stop

Sequence:  $8 - 2 \times 1 \text{ MUX}$  & then  $1 \times 2 \times 1 \text{ MUX}$

$= 3$   $\text{aximux}$  req to implement '1'  $4 \times 1 \text{ MUX}$



## $4 \times 1 \text{ MUX}$ :

$S_1, S_0$	$Y$
0 0	$I_0$
0 1	$I_1$
1 0	$I_2$
1 1	$I_3$

## $8 \times 1 \text{ MUX}$ using $\text{axi MUX}$ :-

$n_1 = 8 \rightarrow$  req MUX

$n_2 = 2 \rightarrow$  available MUX

$$\frac{8}{2} = 4$$

sequence 4, 2, 1


$$\frac{4}{2} = 2$$

$= 2 \times 1 \text{ in req}$   
 to implement

'1'  $8 \times 1 \text{ MUX}$

$$\frac{2}{2} = 1 \rightarrow \text{stop}$$

$S_2$	$S_1, S_0$	$Y$
0	0 0 0	$I_0$
0	0 0 1	$I_1$
0	0 1 0	$I_2$
0	0 1 1	$I_3$
1	0 0 0	$I_4$
1	0 0 1	$I_5$
1	0 1 0	$I_6$
1	0 1 1	$I_7$



8x1 MUX using 4x1 MUX :- (Special case)

$$n_1 = 8$$

$$n_2 = 4$$

$$\frac{8}{4} = 2$$


$$\frac{2}{4} = \frac{1}{2}$$

= ② 4x1 MUX for ① 8x1 MUX

it means all of the 1st 3 of the 4x1 MUX is not used.

so, we can't do it in normal way.

we can do this thing using enable.



$\Rightarrow$  if we need  $Y = I_1$ ,  
then

$$Y = I_1 + 0 = I_1 \quad S_2 = 0$$

② 4MUX OFF

① 4X1 MUX  
ON

$S_1, S_0$  will be  
01

then  $Y = I_1$

if  $S_2 = 0$  ② 4x1 OFF O/p - 0  $\Rightarrow$  if we need  $Y = I_7$

then  $S_2 = 1$

③ 4x1 MUX ON

① 4X1 MUX OFF

$S_1, S_0$  will be 11

then  $Y = I_7$

### 32x1 MUX using 4x1 MUX

$$n_1 = 32$$

$$n_2 = 8$$

$$\frac{32}{8} = 4$$

$$\frac{4}{8} = \frac{1}{2}$$

$$x_1 \uparrow - S_4 \downarrow S_3 \downarrow$$

$$x_2 \uparrow - S_4 \downarrow S_3 \uparrow$$

$$x_3 \uparrow - S_4 \uparrow S_3 \downarrow$$

$$x_4 \uparrow - S_4 \uparrow S_3 \uparrow$$

	$S_4$	$S_3$
$x_1$	0	0
$x_2$	0	1
$x_3$	1	0
$x_4$	1	1

$$x_1 = \overline{S_4} \overline{S_3}$$

$$x_2 = \overline{S_4} S_3$$


$$x_3 = S_4 \overline{S_3}$$

$$x_4 = S_4 S_3$$

$S_4$	$S_3$	$S_2$	$S_1, S_0$	$Y$
0	0	0	0 0	$I_0$
0	0	0	0 1	$I_1$
0	0	1	1 1	$I_2$
0	1	0	0 0	$I_3$
0	1	0	0 1	$I_4$
0	1	1	1 1	$I_5$
1	0	0	0 0	$I_6$
1	0	0	0 1	$I_7$
1	0	1	1 1	$I_{15}$
1	1	0	0 0	$I_{16}$
1	1	0	0 1	$I_{17}$
1	1	1	1 1	$I_{18}$
1	0	0	0 0	$I_{24}$
1	0	0	0 1	$I_{25}$
1	0	1	1 1	$I_{26}$
1	1	0	0 0	$I_{27}$
1	1	0	0 1	$I_{28}$
1	1	1	1 1	$I_{29}$

for  $Y = I_0, E_1 = 1, E_2 = E_3 = E_4 = 0$




then  $Y = I_0$



for  $Y = I_{26}, E_0 = E_1 = E_2 = 0, E_3 = 1$

$Y = I_{26}$

by for all



if we need  $Y = I_{25}$

for  $I_{25}, S_4 = 1, S_3 = 1$

$10, \pi_1, \pi_2, \pi_3 = 0 (E_1 = E_2 = E_3 = 0)$

$\pi_4 = 1$ , that

$E_{\text{enable}} = 1$

$\begin{matrix} & S_2 & S_1 & S_0 \\ \pi_4 & 1 & 0 & 1 \end{matrix}$

$Y = 0 + 0 + 0 + I_{25}$

$Y = 25$


$\Rightarrow$  Implementation of boolean func using MUX :-

Complement :  $F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$

wiring 4x1 MUX

AB	00	01	11	10
CD	-	i	-	-
I <sub>0</sub>	00	01	10	11
I <sub>1</sub>	01	10	11	00
I <sub>2</sub>	11	11	00	00
I <sub>3</sub>	10	00	00	11

$$\begin{cases} S_0 = B \\ S_1 = A \end{cases}$$



1-bit Full wiring MUX :-

A B Cin	S Cout
0 0 0	0 0
0 0 1	1 0
0 1 0	1 0
0 1 1	0 1
1 0 0	1 0
1 0 1	0 1
1 1 0	0 1
1 1 1	1 1

A	B	Cin	00	01	11	10
0 = B + D	0	0	0	0	1	1
1	0	0	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1

A & B are selected variable sum  
See Cin



A	B	Cin	00	01	11	10
0	0	0	0	0	1	1
1	0	0	1	1	1	1

for carryout

check board cont

$$S = A \oplus B \oplus C_i$$

A B	S
0 0	I <sub>0</sub> = C <sub>0</sub>
0 1	I <sub>1</sub> = C <sub>1</sub>
1 0	I <sub>2</sub> = C <sub>2</sub>
1 1	I <sub>3</sub> = C <sub>3</sub>




# Logical expression from MUX :-

0468618539

273E 997154

eq:

(i)




$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\cdot 1 + 0$$

$$Y = \bar{A}C[\bar{B}+B] + A\bar{B}$$

$$Y = \bar{A}C + A\bar{B}$$

$$\boxed{Y = \bar{A}C + A\bar{B}}$$

(ii)  $\bar{C}$



$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + ABC$$

$$Y = \bar{A}\bar{C}[\bar{B}+B] + AC[\bar{B}+B]$$

$$Y = \bar{A}\bar{C} + AC$$

$$\boxed{Y = A \oplus C}$$

## Demux : Demultiplexor

→ one input & many o/p

→ Reverse operation of multiplexer


→ one to many ckt or data distributor

1:Many


n → o/p lines

m → select lines

$$\boxed{m = \log_2 n}$$




## 1:2 Demux:-



E	S0	Y0	Y1
0	0	0	0
1	0	1	0
1	1	0	1


$$\boxed{Y_0 = E \bar{S}_0 I}$$

$$\boxed{Y_1 = E S_0 I}$$



# 1:4 Demultiplexers :-

E	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




$$Y_0 = E \bar{S}_1 \bar{S}_0 I \rightarrow$$

$$Y_2 = E S_1 \bar{S}_0 I$$

$$Y_1 = E \bar{S}_1 S_0 I$$

$$Y_3 = E S_1 S_0 I$$



# Full Subtractor using

A	B	B'bin	D	B <sub>0</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	1
1	1	1	1	1

# Standard SOP :-

$$D(A, B, B'bin) = \sum m(1, 2, 4, 7)$$


$$B_0(A, B, B'bin) = \sum m(1, 2, 3, 7)$$

$$\text{for } D = Y_1 + Y_2 + Y_4 + Y_7$$

$$\text{for } B_0 = Y_1 + Y_2 + Y_3 + Y_7$$

# 1:8 Demultiplexers - (Selecting 8 outputs at a time)

A	B	B'bin	S <sub>2</sub>	S <sub>1</sub> , S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	0	0	0	0, 0	1	0	0	0	0	0	0	0
0	0	1	0	0, 1	0	1	0	0	0	0	0	0
0	1	0	0	1, 0	0	0	1	0	0	0	0	0
0	1	1	0	1, 1	0	0	0	1	0	0	0	0
1	0	0	0	0, 0	0	0	0	0	1	0	0	0
1	0	1	0	0, 1	0	0	0	0	0	1	0	0
1	1	0	0	1, 0	0	0	0	0	0	0	1	0
1	1	1	0	1, 1	0	0	0	0	0	0	0	1




8:1 Demux using 2:1 Demux

$$\frac{8}{2} = \textcircled{4} \quad \text{for } 08:1 \text{ Demux}$$

$$+ \quad = \textcircled{7} \quad 0:1 \text{ Demux}$$



$$\frac{4}{2} = \textcircled{3}$$

$$+ \quad = \textcircled{1}$$



Demux as Decoder :- 2:4 decoder using 1:4 Demux

$\star$  [ 3:8 Decoder  
using  
1:8 Demux ]



Here      1:4 Demux  
selected variables = 2:4 Decoder  
q1p1

selected variables


$$S_0 = I_0$$

$$S_1 = I_1$$

S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

## 2 Bit Comparator :-

→ A digital comparator is a comb. ckt designed to compare 2 n-bit binary words.



Inputs				O/p		
A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

for A > B :-

A <sub>1</sub> A <sub>0</sub>		B <sub>1</sub> B <sub>0</sub>	
00	01	11	10
00	01	11	10
01	01	11	10
11	11	11	10
10	11	11	11

$$A > B = A_1 \bar{B}_1 B_0 + A_1 + A_1 \bar{B}_1$$

for A < B :-

A <sub>1</sub> A <sub>0</sub>		B <sub>1</sub> B <sub>0</sub>	
00	01	11	10
00	01	11	10
01	01	11	10
11	01	11	10
10	01	11	11

$$A < B = \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + \bar{A}_1 \bar{A}_0 B_1 B_0 + \bar{A}_1 B_1 B_0$$

for A = B :-

A <sub>1</sub> A <sub>0</sub>		B <sub>1</sub> B <sub>0</sub>	
00	01	11	10
00	01	11	10
01	01	11	10
11	01	11	10
10	01	11	11

$$\begin{aligned}
 A = B &\Rightarrow \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + \bar{A}_1 \bar{A}_0 B_1 B_0 + \bar{A}_1 B_1 B_0 \\
 &\quad + A_1 \bar{A}_0 \bar{B}_1 B_0 + A_1 \bar{A}_0 B_1 B_0 + A_1 B_1 B_0 \\
 &= A_0 B_0 (\bar{A}_1 \bar{B}_1 + A_1 B_1) + \bar{A}_0 \bar{B}_0 (\bar{A}_1 B_1 + A_1 B_1) \\
 &= [A_0 B_0 + \bar{A}_0 \bar{B}_0] = \frac{A_0 B_0}{(A_0 B_0)} \\
 &\quad [\bar{A}_1 B_1 + A_1 B_1]
 \end{aligned}$$

## Intro to Encoders & decoders :- (Medium scale IC) 2MOS AND



- They are comb. ckt
- Encoders have "n" i/p & "m" o/p
- Function of decoder is opp to encoder

$$n = 2^m$$

$$m = \log_2 n \rightarrow \text{i/p}$$

### Priority encoders:-

- (i) Decimal to BCD
- (ii) Octal to Binary
- (iii) Hex to binary



### 1) Priority encoders:-


I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Y <sub>1</sub>	Y <sub>0</sub>
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

for Y<sub>1</sub>:

I <sub>3</sub>	I <sub>2</sub>	00	01	11	10
00	X	0	0	0	0
01	X	1	1	1	1
11	X	1	1	1	1
10	1	1	1	1	1

$$Y_1 = I_2 + I_3$$

→ lowest priority



→ highest priority

If I<sub>3</sub> = 1  
then we don't have  
I<sub>0</sub>, I<sub>1</sub>, I<sub>2</sub> due to hi-p

for Y<sub>2</sub> -

I <sub>3</sub>	I <sub>2</sub>	00	01	11	10
00	X	0	0	1	1
01	0	0	0	0	0
11	1	1	1	1	1
10	1	1	1	1	1


$$Y_2 = I_3 + I_1 \bar{I}_2$$

# Decimal to BCD encoders :-

Slp	D C B A
0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0

Binary  
Encoder

$n=10$   
0 to 9-1  
0 to 9




$$D = 8 + 9$$

$$C = 4 + 5 + 6 + 7$$

$$B = 2 + 3 + 6 + 7$$


$$A = 1 + 3 + 5 + 7 + 9$$



# Octal to Binary encoder

Slp	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

$n=8$   
0 to 7-1  
0 to 7



$$(761_8 \rightarrow ( ))_2$$

$$(111\ 110\ 001)_2$$

$$B_2 = 4 + 5 + 6 + 7$$

$$B_1 = 2 + 3 + 6 + 7$$

$$B_0 = 1 + 3 + 5 + 7$$



# Hexadecimal to Binary Encoders

P/I/P	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

$$n = 16$$


$$0 \text{ to } 15$$

$$0 \text{ to } F$$

$$n = 16$$

$$m = \log_2 16$$

$$m = 4$$




$$B_0 = 1 + 3 + 7 + 9 + 11 + 13 + 15$$

$$B_1 = 2 + 3 + 6 + 7 + 10 + 12 + 14 + 15$$

$$B_2 = 4 + 5 + 6 + 7 + 12 + 13 + 14 + 15$$

$$B_3 = 8 + 9 + 10 + 11 + 12 + 13 + 14 + 15$$

& no do logic implement




full adder using decoder

adv: single IC but conventional method takes more time  
space & cost saved.

Muth tab

A	B	Cin	SQ	
0	0	0	0 0	m <sub>0</sub>
0	0	1	1 0	m <sub>1</sub>
0	1	0	1 0	m <sub>2</sub>
0	1	1	0 1	m <sub>3</sub>
1	0	0	1 0	m <sub>4</sub>
1	0	1	0 1	m <sub>5</sub>
1	1	0	0 1	m <sub>6</sub>
1	1	1	1 1	m <sub>7</sub>



$$F_S = \Sigma m(m_1, m_2, m_4, m_7)$$


$$F_C = \Sigma m(m_3, m_5, m_6, m_7)$$

QY The ckt shown does not represents

✓  $S(A, B) = \Sigma(1, 2)$  EXOR gate with A & B as input

✓  $S(A, B) = \Pi(0, 3)$

✗  $\bar{A}\bar{B} + AB$



ADT  $Y = \bar{A}\bar{B} \cdot 0 + \bar{A}\bar{B} \cdot 0 +$

AB	Y
0 0	0 m <sub>0</sub>
0 1	1 m <sub>1</sub>
1 0	1 m <sub>2</sub>
1 1	0 m <sub>3</sub>

$$\bar{A}\bar{B} \cdot 1 + \bar{A}\bar{B} \cdot 1$$

$$Y = \bar{A}B + A\bar{B}$$

$$S = \bar{Y}T + YI$$

$$S = A\bar{B} + A\bar{B}V$$

$$Y = S = \Sigma m(1, 2) -$$

$$\Pi(0, 3)$$

Q4) The CKT below represents func  $X(A, B, C, D)$  as

a)  $\Sigma(3, 8, 9, 10)$

b)  $\Sigma(3, 8, 10, 14)$


c)  $\Pi(0, 1, 2, 4, 5, 6, 7, 11, 12, 13, 15)$

d)  $\Pi(0, 1, 2, 4, 5, 6, 7, 10, 12, 13, 15)$

Note:  $I_4 = 1, I_5 = \bar{D}, I_1 = D$

, rest all zero

A	B	C	X
0	0	0	$I_0 \rightarrow 0$
0	0	1	$I_1 \rightarrow \bar{A}BCD$
0	1	0	$I_2 \rightarrow 0$
0	1	1	$I_3 \rightarrow 0$
1	0	0	$I_4 \rightarrow ABC\bar{D}$
1	0	1	$I_5 \rightarrow A\bar{B}\bar{C}\bar{D}$
1	1	0	$I_6 \rightarrow 0$
1	1	1	$I_7 \rightarrow$



$m_3$

$m_5$

$m_7$

$$X = \overline{ABC}D + A\overline{B}\bar{C} + A\overline{B}C\bar{D}$$

$$\begin{aligned} & A\overline{B}\bar{C}D + A\overline{B}C\bar{D} \\ & m_9 + m_8 \end{aligned}$$

$$\therefore \Sigma m(3, 8, 9, 10)$$


Q5) A MUX is

- ✓ selects one of the several I/p & transmit it to a
- ✓ routes the data from a single I/p to one of many O/p
- ✓ converts parallel data to serial data.
- ✓ comb crit

\* coincidence logic at same time  
I/p  $\geq 2$  XNOR gate  
 $I/p = 1$  should be there.

To identify the correct statement w.r.t to following ckt

- a)  $x+y$
- b)  $y-x$
- c)  $x+1$
- d)  $y+1$



→ it can act as

\* 4-bit adder / sub

$$A \oplus B = A \oplus 1$$

4-bit 1's complement adder :-


$$Y_0 + \overline{X}_0 \rightarrow Y_0 - X_0 \quad \begin{matrix} Y_1 - X_1 \\ Y_2 - X_2 \\ Y_3 - X_3 \end{matrix}$$

adding 2's comp = sub  
∴ output  $Y-X$

$$\overline{A} \overline{Y} + 1 \cdot \overline{A} \\ \downarrow 0 \\ = \overline{A}$$

$C_{in} = 1$   
it acted like subtractor  
if  $C_{in} = 0$  it acted as adder

Q) Consider the ckt shown below. The D/LP of q is given by the function  $g = abc + b\bar{c}$



- Then, f is
- $x \oplus y$
  - $x\bar{y} + \bar{x}y$
  - $x\bar{e} + x\bar{y}$
  - none.

$$f = \bar{Y}x + Y\bar{x}e \quad c=0 \quad g=b$$


$$f = \bar{Y}x + e\bar{X}y \quad c=1 \quad g=\bar{b}$$

$$g = \bar{c}a + b.c$$

$$g = \bar{c}b + a.c$$

Sol:

Q)  $X = ?$



$$\begin{aligned} X &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \\ &\quad \bar{A}\bar{B}C + ABC \end{aligned}$$

$$Y = \bar{A}\bar{B}0 + AB + \bar{A}B + ABD$$


$$Y = A \oplus B$$

$$X = \overline{A \oplus B} \cdot C + A \oplus B \cdot \bar{C}$$

$$X = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC \checkmark$$


Q) Implement the following boolean algebra expression  
using an 8:1 MUX

$$f(A, B, C, D) = \sum m(1, 3, 5, 10, 11, 13, 14) + d(0, 2)$$



Let

A	B	C		Y
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>		
0	0	0	I <sub>0</sub>	= 1
0	0	1	I <sub>1</sub>	= 1
0	1	0	I <sub>2</sub>	= 0
0	1	1	I <sub>3</sub>	= 0
1	0	0	I <sub>4</sub>	= 0
1	0	1	I <sub>5</sub>	= 1
1	1	0	I <sub>6</sub>	= 0
1	1	1	I <sub>7</sub>	= 0



Q6 Design a comb ext with 3 inputs  $X, Y \in Z$  and 3 outputs  $A, B, C$  when the binary I/p is  $0, 1, 2 \oplus 3$ , the binary o/p is greater than the I/p when the binary I/p is  $4, 5, 6 \oplus 7$  the binary o/p is less than the I/p.

I/p	X	Y	Z	A	B	C
0	0	0	0	0	1	0
1	0	0	1	0	1	1
2	0	1	0	1	0	0
3	0	1	1	1	0	1
4	1	0	0	0	1	0
5	1	0	1	0	1	1
6	1	1	0	1	0	0
7	1	1	1	1	0	1

Kmap for f1:  $x_0 \quad y_0 \quad z_0$



or directly

$$A = Y$$

$$B = \bar{Y}, \quad C = Z$$

Kon


MUX as universal Logic Circuit :-




# Sequential Circuits:-

→ In the sequential circuit, the present O/P depends on the present I/P as well as past O/P or O/P's

In sequential CKT everything is context except memory/ feedback




e.g.



SR-latch      NAND GATE      NOR GATE

→ The basic storage element is called LATCH, as the name suggests it latches "0" is "1"



Case (i)

$$\begin{aligned} S &= 1, R = 1, Q = 0, \bar{Q} = 0 \\ S &= 0, R = 0, \end{aligned}$$

contradiction

Not used

$$\begin{aligned} \text{for } S=0, R=0 & \quad \bar{Q}=1, \quad Q=0 \quad \text{not good} \\ \text{2 possibly O/Ps} & \quad \bar{Q}=0, \quad Q=1 \end{aligned}$$

case (ii)

$$S = 0, R = 1 \dots$$

$$S0, Q = 0, \bar{Q} = 1$$

but,  $Q = 0, \bar{Q} = 0$

memory

case (iii)

$$S = 1, R = 0 \dots$$

$$S0, Q = 1, \bar{Q} = 0$$

$$S = 0, R = 0$$

$$\text{but, } Q = 1, \bar{Q} = 0$$


reset  $\Rightarrow Q = 0$   
set  $\Rightarrow Q = 1$

P.R for NOR gates

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

memory

for NOR gate		$Q$	$\bar{Q}$
S	R		
0	0	memory (as before)	
0	1	0	1
1	0	1	0
1	1	Not used	



case(i):

$$S=0, R=1, Q=1, \bar{Q}=0$$

not used.  
 $S=0, R=0 \rightarrow$  not valid.

$$S=1, R=1 = Q=1, \bar{Q}=0$$

memory

<u>S R</u>	<u><math>Q</math></u>	<u><math>\bar{Q}</math></u>
0 0	NOT used.	
0 1	1 0	
1 0	0 1	
1 1	memory (as before)	

case(ii):


$$S=1, R=0, Q=0, \bar{Q}=1$$

$$S=1, R=1, Q=0, \bar{Q}=1$$


memory

not used  
 $S=0, R=0 \rightarrow$  not valid

What is a clock signal → controlling




$$\text{Duty cycle} = \frac{T}{2T} = 50\%$$



To maintain ckt high speed  $f \uparrow \text{ so } T \downarrow$


Duty cycle: Ratio of time signal high to total time

$$\Theta = \frac{\text{time signal high}}{\text{total time}} \times 100\%.$$



Difference b/w Latch & flipflops-

enable  
level sensitive  
edge sensitive  
→ Ne → Low to high  
→ -ve → high to low



(i) enable  
above ckt will act as latch  
if enable is high.

In latch we don't have control signal (CLK) but in flipflop we have CLK

means latch can't be used as F.F but FF can be used as latch.

level triggering:



because

$$S^* = \overline{S} + \overline{E}_n$$

If  $E_n = 1$

$$S^* = \overline{S}$$


if  $E_n = 0$

$$S^* = 1, R^* = 1 \rightarrow \text{memory}$$

SR latch ✓

(ii) clk :-

$$D = 0.01$$




above ckt is

FF

when there is CLK is edge triggering

## SR Flipflops:-




SR latch with NAND		
S*	R*	Q̄
0	0	not lnd.
0	1	1 0
1	0	0 1
1	1	Memory

CLK is used to prevent ckt from changing accidentally, it will change when ever we need to change

$$S^* = \overline{S \cdot \text{CLK}} = \overline{S} + \overline{\text{CLK}}$$

$$R^* = \overline{R \cdot \text{CLK}} = \overline{R} + \overline{\text{CLK}}$$



edge triggered.

official TT:

CLK	SR		Q <sub>n+1</sub>	next state
	Q <sub>n</sub>	R		
0	X X		Q <sub>n</sub>	Q <sub>n</sub> → previous state
1	0 0		0	
1	0 1		1	
1	1 0			invalid
1	1 1			

$$Q_{n+1} = S + Q_n R$$

CLK	SR		Q	Q̄
	Q <sub>n</sub>	R		
0	X X		memory	
1	0 0		Memory	
1	0 1		0 1	
1	1 0		1 0	
1	1 1		NOT lnd.	

\* characteristic table

CLK=1	Q <sub>n</sub>	SR		Q <sub>n+1</sub>
		S	R	
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	Q <sub>n+1</sub> = invalid X
1	0	0	0	0
0	1	0	0	0
1	0	1	0	1
1	1	1	1	X

\* excitation table:-


Q <sub>n</sub>	Q <sub>n+1</sub>	SR	
		S	R
0	0	0 X	
0	1	1 0	
1	0	0 1	
1	1	X 0	

D flip flop:- we use D flip-flop because in SR FF we need to give 2 i/p which are complemented to each other they are S & R. so in D.FF we will give one i/p & complemented of that i/p

mean Data

T.T :-

CIE	D	Qn+1
0	X	Qn
1	0	0
1	1	1



mean D=0

S=0

R=1

D=1

S=1

R=0

SR FF

CIE	S	R	Qn+1
0	X	X	Qn
1	0	0	Qn
1	0	1	0
1	1	0	1
1	1	1	invalid

char table:

Clk=1

Qn	D	Qn+1
0	0	0
0	1	1
1	0	0
1	1	1


$$Q_{n+1} = D$$

Excitation table:-

Qn	Qn+1	D
0	0	0
0	1	1
1	0	0
1	1	1

## JK flip-flop:-

In SR, E & FF have invalid cases, but we will overcome that problem.



### case(i):-

$$C1K=1, J=0, K=1, Q_1=0, \bar{Q}_1=1$$

$$\alpha = \overline{C1K} + \bar{J} + \bar{Q} \quad | \quad y = \overline{C1K} + \bar{K} + \bar{Q}$$

$$\alpha = 0 + 1 + Q \quad | \quad y = 0 + 0 + \bar{Q}$$

$$\alpha = 1 \quad | \quad y = \bar{Q} \quad \text{if } Q=1 \\ y = 0$$

$\bar{Q} \in \{0\}$  no, from SR latch

$$S=1, R=0$$

$$Q_1=0, \bar{Q}_1=1$$

### case(ii):-

$$C1K=1, J=1, K=0, Q_1=1, \bar{Q}_1=0$$

$$\text{as } S=0, R=1$$

$$Q = 0, 1, 0, 1, 0, \dots$$

$$Q = 1, 0, 1, 0, 1, \dots$$

\* case(iii):-  
 $C1K=0, J=0, K=0$

$$\alpha = 1, y = 1$$

$$\begin{aligned} z &= \overline{C1K} + \bar{J} + \bar{Q} \\ &= \overline{C1K} + \bar{J} + \bar{Q} \\ &= 1 + \bar{J} + \bar{Q} \\ &= 1 \end{aligned}$$

by  $y=1$  (from SR latch)

from,  $\alpha=1, y=1$

$Q, \bar{Q}$  acts as memory

### (WTF) case(iv):

$$C1K=1, J=1, K=1$$

$$\text{assume } Q=0 \& \bar{Q}=1$$

$$\text{so, } \alpha = \overline{1 \cdot J \cdot C1K}$$

$$= \bar{1} + \bar{J} + \bar{C1K}$$

$$= \bar{1} + \bar{1} + \bar{1}$$

$$= 0$$

$$\alpha = 0 \therefore S$$

$$\text{exp } y = \overline{D \cdot K \cdot C1K}$$

$$= 0 + 0 + 1$$

$$y = 1 = R$$

$$\text{so, } Q_1 = 1, \bar{Q}_1 = 0$$

$$\text{now } 2) Q=1, \bar{Q}=0$$

$$\text{then, } \alpha=1, y=0$$

$$Q_1=0, \bar{Q}_1=1$$

Iteration to on

## Muthtable:

Qn	J	K	Qn+1
0	*	X	Qn } memory
0	0	0	Qn
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q}_n$ (Toggle)

## char table:-

Qn	J	K	Qn+1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

## Excitation table:-

Qn	Qn+1	J	K
0	0	0	0
0	1	*	X
1	0	X	1
1	1	X	0

for  
 $J = Q_{n+1}$   
 for  
 $K = \overline{Q}_{n+1}$



Qn	Qn+1	J	K
0	0	0	1
0	0	0	0
1	X	X	X
1	0	0	1
0	X	1	0
0	1	1	1

Qn	J	K	Qn+1
0	0	1	1
1	0	0	1

$$Q_{n+1} = \overline{Q}_n J + Q_n \cdot K$$

Race around cond or racing in JK flip flop:-

as we see  $Q = 1, 0, 1, 0, 1, \dots$  {racing. O/P by



racing

J=1  
 K=1  
 Ckt = 1

Condition to overcome racing :-

not practical, so not used

(i)  $T_{1/2} <$  propagation delay of FF

(ii) instead of level trigg use edge trigg

(iii) Master slave.

\* imp



Master slave of JK flipflop :-

racing is uncontrollable so it should toggle means which is controllable

edge triggering  $\rightarrow$  +ve edge triggering  $\leftarrow$  -ve edge triggering  $\rightleftharpoons$  Master slave

Master flipflop

slave flipflop



$Q=0$  when  $C1K=1$



like slave is off initially

now c1k = 0 slave is ON

toggling

1


# Masters slave flipflops -



C1K	$Q$	$Q_{nH}$
0	X	$Q_n$
1	0	0
1	1	1

T - flipflop :-

↳ toggle.



R, T for T FF

Clk	T	$Q_{n+1}$
0	X	$Q_n$ (new)
1	0	$Q_n$ memory
1	1	$\bar{Q}_n$

char table  
 $CLE=1$

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

excitation table


$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	0
1	1	1

Odd is  
detector  
X-OR

$$Q_{n+1} = Q_n \oplus T$$

Flip flop conversion :-

- 1) Identify available & req ff
- 2) Make characteristic table for req ff
- 3) Make excitation table for available ff
- 4) write boolean expression for available ff
- 5) Draw the ckt



Ex: JK to D flip flop conversion

- i) available ff = JK
- ii) req ff = D

(i) characteristic table of D

$Q_n$	D	$Q_{n+1}$	J K
0	0	0	0 X
0	1	1	1 X
1	0	0	X 1
1	1	1	X 0

$Q_n$	$Q_{n+1}$	J K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0

$Q_n$	$Q_{n+1}$	J
0	1	0
X	X	X

$J = Q_{n+1} + E$   
for K

$Q_n$	$Q_{n+1}$	K
X	X	0
1	0	1

$L = Q_{n+1}$   
 $= \bar{D}$

write JK then

$\Rightarrow$  SP to D flipflop  
 $\downarrow$  available       $\downarrow$  req.

ii) char table of Q

$\theta_n$	R	$\theta_{n+1}$	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	1	X	0

### iii) excitation table of SR

$a_3$	$a_2$	$a_1$	$a_0$	S	R
0	0	0	0	0	X
0	1	0	0	1	0
1	0	0	0	0	1
1	1	1	0	X	0

```

graph TD
    SR1[SR] --> A[A]
    SR1 --> JK1[JK]
    SR1 --> T1[T]
    A --> D[D]
    D --> SR2[SR]
    D --> JK2[JK]
    D --> T2[T]
    JK2 --> SR3[SR]
    JK2 --> T3[T]
    T3 --> SRV[SRV]
    T3 --> JK3[JK]
  
```

(v) for  $S =$

For - P : -


(✓)

$\sigma_1$	$\sigma_2$
0	0
-1	0

$$S = \emptyset$$

$\alpha$	0	1
0	(X)	0
1	1	0

$$R = \overline{D}$$



3) SR to JK  
available area

(ii) Chain of JK :- (iii) N

<u>SR</u>	J	K	<u>Qn+1</u>	Q	R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

The diagram shows a logic circuit enclosed in a rectangular frame. On the left, there are two NOT gates (inverted AND gates). The top one has an input labeled  $\overline{Q_n}$  and an output labeled  $J$ . The bottom one has an input labeled  $\overline{Q_n}$  and an output labeled  $K$ . These outputs  $J$  and  $K$  are connected to the inputs of a SR flip-flop. The SR flip-flop has two outputs:  $S$  and  $R$ . The output  $S$  is connected to the input of a NOT gate labeled  $C1K$ . The output  $R$  is connected to the input of a NOT gate labeled  $C0N$ . The outputs of the NOT gates  $C1K$  and  $C0N$  are also connected to the  $J$  and  $K$  inputs of the SR flip-flop respectively.

(iv) Boolean expression  
for  $S \neq -$

	J	K	L	M
Qn	00	01	11	10
0	0	0	1	1
1	X	0	0	X

$$S = \bar{\phi}_n J$$

for

	JK	00	01	11	10
0	X	X	0	0	
1	0	(1)	(1)	D	

$$R = Q_n K$$

# SR to T :-

↓ available req

(ii) char for T

Qn T	Qn+1	S R
0 0	0	0 X
0 1	1	1 0
1 0	1	X 0
1 1	0	0 1

(iii) excitation table for SR :-


Qn	Qn+1	S R
0	0	0 X
0	1	1 0
1	0	X 0
1	1	0 1

(iv) for S :-

$Q_n \setminus T_0, 1$

0	0	1
1	X	0

$S = \overline{Q_n} T$



# JK to SR :-

↓ available req

(ii) char for SR :-

Qn	S	R	Qn+1	J K
0	0	0	0	0 X
0	0	1	0	0 X
0	1	0	1	1 X
0	1	1	X	X-X
0	0	0	1	X 0
1	0	1	0	X 1
1	0	1	1	X 0
1	1	0	X	XX

(iii) for T J K :-


SR	00	01	11	10
Qn	0 0	X	1	X
1	X X	X X	X X	X

$$J = S$$

for R :-

SR	00	01	11	10
Qn	X	X	X	X
1	0 1	1 X	1 0	0 1

$$R := R$$



# JK to T FF :-

↓ available req


char for T :-

Qn	T	Qn+1	JK
0	0	0	0 X
0	1	1	1 X
1	0	1	X 0
1	1	0	X 1

(ii) for T J K :-

Qn	T 0	1
0	0	1
1	X	X

$$J = T$$



for K :-

Qn	T 0	1
0	X	X
1	0	1

$$K = T$$

<p><u>D to SR :-</u></p> <p>available req</p> <p>char SR - Exu Tab D</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>S</th> <th>R</th> <th>Qn+1</th> <th>D</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>X</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>X</td><td>X</td></tr> </tbody> </table> <p>(i) (ii) (iii)</p>	Qn	S	R	Qn+1	D	0	0	0	0	0	0	0	1	0	0	0	1	0	1	1	0	1	1	X	X	1	0	0	1	1	1	0	1	0	0	1	1	0	1	1	1	1	1	X	X	<p><u>(ii) for D :-</u></p> <p>on SR 00 01 11 10</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>00</th> <th>01</th> <th>11</th> <th>10</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>X</td><td>D</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>X</td><td>D</td></tr> </tbody> </table> <p><math>D = S + QnR</math></p> <p>(i) (ii) (iii)</p>	Qn	00	01	11	10	0	0	0	X	D	1	0	1	X	D	<p><u>Qn T :-</u></p> <p>available req</p> <p>char T - E.T D</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn T</th> <th>Qn+1</th> <th>D</th> </tr> </thead> <tbody> <tr><td>0 0</td><td>0</td><td>0</td></tr> <tr><td>0 1</td><td>1</td><td>1</td></tr> <tr><td>1 0</td><td>1</td><td>1</td></tr> <tr><td>1 1</td><td>0</td><td>0</td></tr> </tbody> </table> <p><math>D = Qn\bar{T} + \bar{Q}_nT</math></p>	Qn T	Qn+1	D	0 0	0	0	0 1	1	1	1 0	1	1	1 1	0	0					
Qn	S	R	Qn+1	D																																																																														
0	0	0	0	0																																																																														
0	0	1	0	0																																																																														
0	1	0	1	1																																																																														
0	1	1	X	X																																																																														
1	0	0	1	1																																																																														
1	0	1	0	0																																																																														
1	1	0	1	1																																																																														
1	1	1	X	X																																																																														
Qn	00	01	11	10																																																																														
0	0	0	X	D																																																																														
1	0	1	X	D																																																																														
Qn T	Qn+1	D																																																																																
0 0	0	0																																																																																
0 1	1	1																																																																																
1 0	1	1																																																																																
1 1	0	0																																																																																
<p><u>D to JK :-</u></p> <p>available req</p> <p>char JK - Exu Tab D</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>J</th> <th>K</th> <th>Qn+1</th> <th>D</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>X</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> </tbody> </table> <p>(i) (ii) (iii)</p>	Qn	J	K	Qn+1	D	0	0	0	0	0	0	0	1	0	0	0	1	0	1	1	0	1	1	X	X	1	0	0	1	1	1	0	1	0	0	1	1	0	1	1	1	1	1	0	0	<p><u>(ii) for D :-</u></p> <p>on JK 00 01 11 10</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>JK</th> <th>Qn+1</th> <th>D</th> </tr> </thead> <tbody> <tr><td>0</td><td>00</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>01</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>10</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>11</td><td>X</td><td>D</td></tr> </tbody> </table> <p><math>D = \bar{Q}_nJ + Q_nK</math></p> <p>(i) (ii) (iii)</p>	Qn	JK	Qn+1	D	0	00	0	0	0	01	0	0	0	10	1	1	0	11	X	D	<p><u>T to D :-</u></p> <p>available req</p> <p>char D - E.T T</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn D</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0 0</td><td>0</td><td>0</td></tr> <tr><td>0 1</td><td>1</td><td>1</td></tr> <tr><td>1 0</td><td>0</td><td>1</td></tr> <tr><td>1 1</td><td>0</td><td>0</td></tr> </tbody> </table> <p><math>T = D\bar{Q}_n + \bar{D}Q_n</math></p> <p><math>T = D \oplus Q_n</math></p>	Qn D	Qn+1	T	0 0	0	0	0 1	1	1	1 0	0	1	1 1	0	0
Qn	J	K	Qn+1	D																																																																														
0	0	0	0	0																																																																														
0	0	1	0	0																																																																														
0	1	0	1	1																																																																														
0	1	1	X	X																																																																														
1	0	0	1	1																																																																														
1	0	1	0	0																																																																														
1	1	0	1	1																																																																														
1	1	1	0	0																																																																														
Qn	JK	Qn+1	D																																																																															
0	00	0	0																																																																															
0	01	0	0																																																																															
0	10	1	1																																																																															
0	11	X	D																																																																															
Qn D	Qn+1	T																																																																																
0 0	0	0																																																																																
0 1	1	1																																																																																
1 0	0	1																																																																																
1 1	0	0																																																																																
<p><u>T to SR :-</u></p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn SR</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0 0 0</td><td>0</td><td>0</td></tr> <tr><td>0 0 1</td><td>0</td><td>0</td></tr> <tr><td>0 1 0</td><td>1</td><td>-</td></tr> <tr><td>0 1 1</td><td>X</td><td>X</td></tr> <tr><td>1 0 0</td><td>1</td><td>0</td></tr> <tr><td>1 0 1</td><td>0</td><td>-</td></tr> <tr><td>1 1 0</td><td>1</td><td>0</td></tr> <tr><td>1 1 1</td><td>X</td><td>X</td></tr> </tbody> </table>	Qn SR	Qn+1	T	0 0 0	0	0	0 0 1	0	0	0 1 0	1	-	0 1 1	X	X	1 0 0	1	0	1 0 1	0	-	1 1 0	1	0	1 1 1	X	X	<p><u>for T :-</u></p> <p>on SR 00 01 11 10</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>00</th> <th>01</th> <th>11</th> <th>10</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>X</td><td>D</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>X</td><td>D</td></tr> </tbody> </table> <p><math>T = QnR + S\bar{Q}_n</math></p>	Qn	00	01	11	10	0	0	0	X	D	1	0	1	X	D	<p><u>T to JK :-</u></p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn JK</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0 0 0</td><td>0</td><td>0</td></tr> <tr><td>0 0 1</td><td>0</td><td>0</td></tr> <tr><td>0 1 0</td><td>1</td><td>-</td></tr> <tr><td>0 1 1</td><td>-</td><td>-</td></tr> <tr><td>1 0 0</td><td>1</td><td>0</td></tr> <tr><td>1 0 1</td><td>0</td><td>-</td></tr> <tr><td>1 1 0</td><td>1</td><td>0</td></tr> <tr><td>1 1 1</td><td>0</td><td>-</td></tr> </tbody> </table>	Qn JK	Qn+1	T	0 0 0	0	0	0 0 1	0	0	0 1 0	1	-	0 1 1	-	-	1 0 0	1	0	1 0 1	0	-	1 1 0	1	0	1 1 1	0	-											
Qn SR	Qn+1	T																																																																																
0 0 0	0	0																																																																																
0 0 1	0	0																																																																																
0 1 0	1	-																																																																																
0 1 1	X	X																																																																																
1 0 0	1	0																																																																																
1 0 1	0	-																																																																																
1 1 0	1	0																																																																																
1 1 1	X	X																																																																																
Qn	00	01	11	10																																																																														
0	0	0	X	D																																																																														
1	0	1	X	D																																																																														
Qn JK	Qn+1	T																																																																																
0 0 0	0	0																																																																																
0 0 1	0	0																																																																																
0 1 0	1	-																																																																																
0 1 1	-	-																																																																																
1 0 0	1	0																																																																																
1 0 1	0	-																																																																																
1 1 0	1	0																																																																																
1 1 1	0	-																																																																																
<p><u>T to JK :-</u></p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn JK</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0 0 0</td><td>0</td><td>0</td></tr> <tr><td>0 0 1</td><td>0</td><td>0</td></tr> <tr><td>0 1 0</td><td>1</td><td>-</td></tr> <tr><td>0 1 1</td><td>-</td><td>-</td></tr> <tr><td>1 0 0</td><td>1</td><td>0</td></tr> <tr><td>1 0 1</td><td>0</td><td>-</td></tr> <tr><td>1 1 0</td><td>1</td><td>0</td></tr> <tr><td>1 1 1</td><td>0</td><td>-</td></tr> </tbody> </table>	Qn JK	Qn+1	T	0 0 0	0	0	0 0 1	0	0	0 1 0	1	-	0 1 1	-	-	1 0 0	1	0	1 0 1	0	-	1 1 0	1	0	1 1 1	0	-	<p><u>for T :-</u></p> <p>on JK 00 01 11 10</p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn</th> <th>JK</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0</td><td>00</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>01</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>10</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>11</td><td>X</td><td>D</td></tr> </tbody> </table> <p><math>T = Q_nK + \bar{Q}_nJ</math></p>	Qn	JK	Qn+1	T	0	00	0	0	0	01	0	0	0	10	1	1	0	11	X	D	<p><u>T to SR :-</u></p> <table border="1" style="border-collapse: collapse; width: 100px;"> <thead> <tr> <th>Qn SR</th> <th>Qn+1</th> <th>T</th> </tr> </thead> <tbody> <tr><td>0 0 0</td><td>0</td><td>0</td></tr> <tr><td>0 0 1</td><td>0</td><td>0</td></tr> <tr><td>0 1 0</td><td>1</td><td>-</td></tr> <tr><td>0 1 1</td><td>X</td><td>X</td></tr> <tr><td>1 0 0</td><td>1</td><td>0</td></tr> <tr><td>1 0 1</td><td>0</td><td>-</td></tr> <tr><td>1 1 0</td><td>1</td><td>0</td></tr> <tr><td>1 1 1</td><td>X</td><td>X</td></tr> </tbody> </table>	Qn SR	Qn+1	T	0 0 0	0	0	0 0 1	0	0	0 1 0	1	-	0 1 1	X	X	1 0 0	1	0	1 0 1	0	-	1 1 0	1	0	1 1 1	X	X						
Qn JK	Qn+1	T																																																																																
0 0 0	0	0																																																																																
0 0 1	0	0																																																																																
0 1 0	1	-																																																																																
0 1 1	-	-																																																																																
1 0 0	1	0																																																																																
1 0 1	0	-																																																																																
1 1 0	1	0																																																																																
1 1 1	0	-																																																																																
Qn	JK	Qn+1	T																																																																															
0	00	0	0																																																																															
0	01	0	0																																																																															
0	10	1	1																																																																															
0	11	X	D																																																																															
Qn SR	Qn+1	T																																																																																
0 0 0	0	0																																																																																
0 0 1	0	0																																																																																
0 1 0	1	-																																																																																
0 1 1	X	X																																																																																
1 0 0	1	0																																																																																
1 0 1	0	-																																																																																
1 1 0	1	0																																																																																
1 1 1	X	X																																																																																

## Present and clear inputs:-

asynchronous flip-flops.


- They are direct flip-flops or overriding flip-flops or
- The synchronous flip-flops are S, R, J, K, D etc

$$\begin{array}{l} \text{preset} = 0 \Rightarrow Q_n = 1 \\ \text{clear} = 0 \Rightarrow Q_n = 0 \end{array}$$

because  $\bar{Q}_n = 1$


↓ whatever be the value of clock

## Synchronous flip-flop



preset=0  
 $Q_n = 1$  & clear=0

$\bar{Q}_n = 1$




$\bar{Q}_n = 1$

$\bar{P}R = 1$

$clr = 1$

preset	clear	$Q_n$
0	0	not used
0	1	1
1	0	0
1	1	FF normal

State table:—A table tells us the relation b/w present state, next state and o/p.



Jeq CKT

state table:-

PS	$\alpha$	NS	y
$Q_A \ Q_B$ 0 0	1	$Q_A + Q_B$ 1 0	1 → taken randomly

2 flipflops, 2 o/p

$$2^2 = 4 \text{ state}$$

(no. of o/p)  $\times$  (no. of flipflops) = no. of states


$$S_0 = 00$$

$$S_1 = 01$$

$$S_2 = 10$$


$$S_3 = 11$$

some random example  
eg:-



for JK FF:-

PS	N.S			
	$Q_n$	J	K	$Q_{n+1}$
0 0 0	0			0
0 0 1	0			0
0 1 0	1			1
0 1 1	1			1
1 0 0	1			1
1 0 1	0			0
1 1 0	1			1
1 1 1	0			0



State Eq

$$LHS = RHS$$

$$Q_{n+1} = P.S \oplus I.P$$


$$(2)^1 = 2 \text{ states}$$

$$S_0 = 0, S_1 = 1$$

$$Q_{n+1} = \overline{Q_n} J + Q_n \bar{I}$$

\* Design procedure for clocked Sequential CKT :-

- (i) A state diagram or timing diagram is given, which describes the behaviour of the CKT that is to be designed.
- ii) Obtain the state table
- iii) The no. of states can be reduced by state reduction method.
- iv) Do state assignment (if req)
- v) Determine the no. of flip-flops req & assign letter symbols
- vi) Decide the type of flip-flop to be used.
- vii) Derive the CKT excitation table from state table.
- viii) Obtain the expression for CKT O/p & flip-flop I/p
- ix) Implement the CKT.




(ii) State table:

PS	NS		$\bar{x}=0, x=1$	$O/P (Y)$
	$Q_A$	$Q_B$		
0 0	0 0	0 0	0 1	0 0
0 1	1 1	0 1	0 1	0 0
1 0	1 0	0 0	1 1	1 1
1 1	1 0	1 1	0 0	0 0

(iii) 4 states  $\rightarrow 2^2 \rightarrow 2$  FF  $\rightarrow A \oplus B$

(iv) 'T' FF



(v) No reduction because no 2 rows are similar.

(vi) State assignment  
a, b, c, d to binary  
already given  
means skip this point.

VII) JK flip flop excitation table:-

Qn	PS		NS		T <sub>n</sub>	Qn+1	Qn+2	Y
	Q <sub>A</sub>	Q <sub>B</sub>	T	Q <sub>A</sub>	Q <sub>B</sub>			
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0	0
0	1	0	1	1	1	0	0	0
0	1	1	0	1	0	0	0	0
1	0	0	1	0	0	1	0	1
1	0	1	0	0	0	1	1	0
1	1	0	0	1	0	0	0	0
1	1	1	1	1	1	0	0	0

JK flip flop truth table:

JK	T	Qn+1
0 X	X	Qn
1 0	0	Qn
1 1	1	Qn

JK flip flop state transition table:

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0


$$T_A = \overline{Q_A} Q_B \bar{x} + Q_A \overline{Q_B} x$$

$$T_B = \overline{Q_A} \overline{Q_B} \bar{x} + Q_A \overline{Q_B} x$$

$$y = Q_A \overline{Q_B} \bar{x} + Q_A \overline{Q_B} x \quad (ix)$$

$$= Q_A \overline{Q_B} (\bar{x} + x)$$

$$\therefore y = Q_A \overline{Q_B}$$






## Mealy & Moore State Machine

→ There are 2 models developed for representing synchronous seq. ckt's.

- (i) Moore ckt / moore state machine :- o/p is the function of state only.
  - (ii) Mealy ckt / Mealy " " :- o/p is function of state & i/p.
- \* Diff b/w these 2 ckt's is only in the way the o/p is generated

Moore State Machine : (only o/p is funcn of s/p)




$$Y = \overline{Q_B} + Q_A$$

independent of A (i/p)

$$Y (o/p)$$

$$Y = \overline{Q_B} + Q_A + A$$


Mealy state machine :- The o/p is the func of present state as well as I/P



e.g. See prior example work with pencil

$$Y = \bar{Q}_B + Q_A + x$$

Analysis of clocked Sequential Circuit (with D FF)



(i) step 1: find out the I/P & O/P eqn

$$\text{I/P} :- Q_A = x Q_A + Q_B$$

$$Q_B = \bar{Q}_A Q_B$$

$$\text{O/p} :- \bar{x} \bar{Q}_B + Q_A x$$

## Step 2: State table

$$D = Q_{n+1}$$

PS		NS		Y
QA	QB	$Q_A^n +$	$Q_B^n +$	
0 0	0	0	0	1
0 0	1	0	0	0
0 1	0	1	1	0
0 1	1	1	1	0
1 0	0	0	0	1
1 0	1	1	0	0
1 1	0	1	0	1
1 1	1	1	0	1

$$Q_A^{n+1} = Q_A$$

$$Q_B^{n+1} = Q_B$$

$$Q_A^n = Q_A = 2 Q_A + Q_B$$

$$= 0 \cdot 0 + 0$$

$$= 0$$


$$Q_B^n = Q_B = \overline{Q_A} Q_B$$

$$= \overline{0} \cdot 0 = 0$$

$$Y = \overline{Q_A} Q_B + Q_A Q_B = 1$$

$$Y = 1$$

## Step 3: State diagram



## Step 4: FD eqn's


$$J_A = Q_B$$

$$K_A = Q_B \cdot \overline{x}$$

$$J_B = \overline{x}$$

$$K_B = Q_A \oplus x$$

## Analysis of clocked sequential CKT (with JK F.F)




state table :-


PS		J <sub>A</sub> K <sub>A</sub>				J <sub>B</sub> K <sub>B</sub>				Q <sub>n</sub> Q <sub>B</sub>		Q <sub>n</sub> <sup>+</sup> Q <sub>B</sub> <sup>+</sup>		NS	sel Q <sub>A</sub> , J <sub>A</sub> , K <sub>A</sub>		sel Q <sub>B</sub> , J <sub>B</sub> , K <sub>B</sub>	
Q <sub>n</sub>	Q <sub>B</sub>	z	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	Q <sub>n</sub>	Q <sub>B</sub>	Q <sub>n</sub> <sup>+</sup>	Q <sub>B</sub> <sup>+</sup>	Q <sub>n</sub>	Q <sub>B</sub>	Q <sub>n</sub> <sup>+</sup>	Q <sub>B</sub> <sup>+</sup>	NS	sel Q <sub>A</sub> , J <sub>A</sub> , K <sub>A</sub>	sel Q <sub>B</sub> , J <sub>B</sub> , K <sub>B</sub>	
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0000	0000	
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0001	0001	
0	0	0	1	1	1	0	1	0	1	1	1	1	1	1	1	0011	0011	
0	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0111	0111	
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000	0000	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000	0000	
1	0	1	0	0	0	1	1	1	1	0	0	0	0	0	0	0010	0010	
1	0	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0110	0110	
1	1	0	1	1	0	0	0	1	1	1	1	0	0	0	0	0101	0101	
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0000	0000	

State diagram

$$\begin{aligned} S_0 &= 00 \\ S_1 &= 01 \\ S_2 &= 10 \\ S_3 &= 11 \end{aligned}$$




Analysis of clocked Sequential CKT :- (with TFF)



D state table :-


PS		T <sub>A</sub> T <sub>B</sub>				Q <sub>A</sub> <sup>+</sup> Q <sub>B</sub> <sup>+</sup>		y		NS	sel Q <sub>A</sub> , T <sub>A</sub>	
Q <sub>n</sub>	Q <sub>B</sub>	z	T <sub>A</sub>	T <sub>B</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>A</sub> <sup>+</sup>	Q <sub>B</sub> <sup>+</sup>	y	NS	sel Q <sub>A</sub> , T <sub>A</sub>	
0	0	0	0	0	0	0	0	0	0	0	0000	0000
0	0	1	0	0	1	0	1	0	0	0	0001	0001
0	1	0	0	0	0	1	1	1	0	0	0011	0011
0	1	1	1	0	1	1	0	1	0	0	0110	0110
1	0	0	1	1	0	0	0	1	0	0	0101	0101
1	0	1	0	0	0	1	1	1	0	0	0010	0010
1	1	0	1	1	1	1	0	0	1	0	1101	1101
1	1	1	1	0	0	0	0	0	0	0	0000	0000

State diagram



## Pattern or Sequence Detector:-

- The stream of bit has been on 0/p, when the CLK is high and a particular pattern/sequence is detected.
- As soon as sequence is detected the 0/p becomes high & then again becomes low.



Step 1: State diagram: (Mealy Machine)

$S_0$  = reset (power up)

$S_1 = 0$


$S_2 = 01$

Step 2: State assignments:-


$S_0 = 00$

$S_1 = 01$

$S_2 = 10$



Q) Design a sequence detector to detect 3 or more consecutive 1's in a string of bits coming through an 0/p line.



	<u>0/n</u>	<u>1/n</u>
$S_0 = \text{reset}$	-	-
$S_1 = 1$	1	11--
$S_2 = 11$	11	11--
$S_3 = 111$	111	--

$x = 001110\boxed{111}0$       overlap

$y = 0000100011$

$y = 00001000100$       non overlap

state table :-

PS		$\alpha$	$Q_A^+$	$Q_B^+$	$\gamma$
$Q_A$	$Q_B$				
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	1
1	1	0	0	0	0
1	1	1	1	1	1

$$NS = \emptyset$$

$$Q_A = Q_A^+$$

$$Q_B = Q_B^+$$

for  $Q_A^+ :-$   $P_A$

$$Q_A^+ \backslash Q_B^+$$

$Q_A$	00	01	11	10
0	0	0	1	0
1	0	1	1	0


$$Q_A^+ = P_A = Q_B \gamma + Q_A \alpha$$

for  $Q_B^+ :-$

$$Q_B^+ \backslash Q_A^+$$

$Q_B$	00	01	10
0	1	0	0
1	1	1	0

$$Q_B^+ = Q_B = (\bar{Q}_B \gamma + Q_A \alpha)$$



# State reduction & assignment

State table


PS	NS		O/p	
	$\alpha=0$	$\alpha=1$	$\alpha=0$	$\alpha=1$
a	a b		0 0	
b	c $d=f$		0 0	
c	a $d=f$		0 0	
d	e $f$		0 1	
e	a $f$		0 1	
f	$g=e,f$		0 1	
g	a $f$		0 1	

$q' \text{ eliminate } [c=g]$


\* If NS & O/p of 2 present states are same then we can eliminate one state.  
so after eliminating 'g'  
make 'q' as 'e'

$[d=f]$

now, no 2 O/p out  
PS & NS are same.




PS	NS		O/p	
	$\alpha=0$	$\alpha=1$	$\alpha=0$	$\alpha=1$
a	a b		0 0	
b	c d		0 0	
c	a d		0 0	
d	e f		0 1	
e	a f		0 1	




## ASM charts:-


### Algorithmic State Machine:



= state box




= decision box




= cond box  
(only used  
in  
real life)

+ only need it  
o/p ↑





### ASM chart:



# ASM Chart for Moore State Machine

O/p depends on p.s



xy
00
01
10
11

$A \rightarrow O/p = 1$

$B = C = O/p = 0$

Difference b/w Synchronous & Asynchronous :-

### Synchronous

- When CKTs are easy to design & but they are slower
- A clocked FF acts as memory element [FF]
- The status of memory element is affected only at the active edge of CLK, if O/p is changed

### Asynchronous

- These CKTs are diff to design but they are faster as CLK is not present
- An unclocked FF or time delay element is used as memory element [latch]
- The status of memory will change any time as soon as O/p is changed

# Introduction to Counter :-



FF will divide by a ckt :-

$$T_A = 2 T_C$$

$$\frac{1}{f_A} = \frac{2}{f_C}$$

$$f_A = \frac{f_C}{2}$$

$$f_B = \frac{f_A}{2} = \frac{f_C}{4}$$



$$2^P = 4 \rightarrow 0 \text{ to } 3$$

$$2^P = 16 \rightarrow 0 \text{ to } 15$$

if we have 4 FF means

$$2^4 = 16$$

$$f/16$$

then freq will be divided by 2.  
=  $2^2$   
=  $4$

p. no. of FF

J = K = 1  
-ve edge

then freq will be divided by 2.


$$= 2^2$$

$$= 4$$

## Types of counters :-

Ripple / Asynchronous counter

Synchronous counter



Counters

Upcounter (0-1-2-3-...) Downcounter (7-6-5-...)

Up/down



## Asynchronous Ripple counter

- 1) FF are counted in such a way that the Q/p of 1st FF drives the CLK of next FF
- 2) FF are not clocked simultaneously & CKT is simple for more no. of states
- 3) speed is slow as CLK is propagated through no. of stages

## Synchronous counter

- 1) There is no connection b/w Q/p of 1st FF & CLK of next FF.
- 2) FF are clocked simultaneously & CKT becomes complicated as no. of states ↑.
- 3) speed is high as CLK is given at same time

## 3-bit Synchronous Up counter



CLK	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Decimal eq
initially	0	0	0	0
Falling edge 1 <sup>st</sup> FE(1)	0	0	1	1
2 <sup>nd</sup> FE(2)	0	1	0	2
3 <sup>rd</sup> FE(3) FC	0	1	1	3
4 <sup>th</sup> FE(4) FC	1	0	0	4
5 <sup>th</sup> FE	1	0	1	5
6 <sup>th</sup> FE	0	1	0	6
7 <sup>th</sup> FE	1	1	1	7
8 <sup>th</sup> FE	0	0	0	0


no. of FF  
 $2^3 = 2^3 = 8$ .

8 states

maximum count

$$2^n - 1 = 8 - 1 = 7$$

4-bit asynchronous up counter.




$$2^n - 1 = 16 - 1 = 15$$


0 to 15 is 15 width count

draw CLK analysis alc before page fig-1

3-bit & 4-bit Asynchronous Down Counter:-




without changing o/p



up counting      down counting

CIR	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
initially	0	0	0(0)	1	1	1(1)
1 <sup>st</sup> (↓)	0	0	1	1	1	0
2 <sup>nd</sup> (↓)	0	1	0	1	0	1
3 <sup>rd</sup> (↓)	0	1	1	1	0	0
4 <sup>th</sup>	1	0	0	0	1	1
5 <sup>th</sup>	1	0	1	0	1	0
6 <sup>th</sup>	1	1	0	0	0	1
7 <sup>th</sup>	1	1	1(1)	0	0	0(0)
8 <sup>th</sup>	0	0	0	1	1	1(1)





3-bit & 4-bit up / down flip-flop counter :-

→ we have designed the up counter & down counter separately but in practice both these modes are combined

→ A mode control i/p ( $M$ ) is used to select either up or down mode.

→ A comb. ckt is req. b/w each pair of FF.



# Modulus of the Counters & Counting up to particular Value:-

- 2-bit <sup>up/down</sup> Counter is called MOD-4 or modulus 4 counter.
- 8-bit counter is called MOD-8 counter.

$n \rightarrow$  no. of bits

$$\text{MOD number} = 2^n$$

14  
16  
34

Eg: mod - 6 counter using MOD-8 counter. MOD-6 counter

state = 6 max count = 5


000	-0
001	-1
010	-2
011	-3
100	-4
101	-5

~~110~~  
~~111~~

↓  
we don't want

## MOD counter


logic-1



$$PST = 0, Q = 1$$

$$CLR = 0, Q = 0$$


so as soon as MOD 6  
means, count -5 is done  
we have to reset of FF



## State diagram of a Counter:-

2-bit up counter

say for n-bit



Q <sub>B</sub>	Q <sub>A</sub>
0	0
0	1
1	0
1	1

$$n = \text{no. of bits}$$

$$2^n - 1$$

Max count = 3

down


$$2^n = 2^2 = 4 \text{ states}$$

## Decade BCD Ripple counter:-


Imp points:-

- (i) +ve edge trigger : Q is clock  $\rightarrow$  UC
- +ve edge trigger :  $\bar{Q}$  is clock  $\rightarrow$  UC
- ve edge trigger :  $\bar{Q}$  is clock  $\rightarrow$  DC
- +ve edge trigger : Q is clk  $\rightarrow$  DC

(ii) cascade of counters



MOD-MN



no of states = 10  
Max count = 9

at 10 stop it we can use MOD-16

clk	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
initial	0	0	0	0
1 <sup>st</sup>	0	0	0	1
2	0	0	1	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	1
6	0	0	0	1
7	0	0	0	1
8	0	0	0	1
9	0	0	0	1
10	0	0	0	1



T <sub>A</sub> T <sub>B</sub> T <sub>C</sub>			
Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0	0	0	000
0	0	1	001
0	1	0	010
0	1	1	011
1	0	0	100
1	0	1	101
1	1	0	110
1	1	1	111


T <sub>A</sub> T <sub>B</sub> T <sub>C</sub>			
Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0	0	0	000
0	0	1	001

T <sub>A</sub> T <sub>B</sub> T <sub>C</sub>			
Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>C</sub> Q <sub>B</sub> Q <sub>A</sub>
0	0	0	000
0	0	1	001

$$T_A = 1$$

$$T_B = Q_A$$


$$T_C = Q_B Q_A$$



CK.

M	PS			NS			Synchronous i/p of FF			M=0 M=1
	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Q <sub>C</sub> <sup>+</sup>	Q <sub>B</sub> <sup>+</sup>	Q <sub>A</sub> <sup>+</sup>	T	T <sub>B</sub>	T <sub>A</sub>	
0	0	0	0	0	0	1	001			M=0
0	0	0	1	0	1	0	011			M=0
0	0	1	0	0	1	1	001			M=0
0	0	1	1	1	0	0	111			M=0
0	1	0	0	1	0	1	001			M=0
0	1	0	1	1	0	0	011			M=0
0	1	1	0	1	1	0	001			M=0
0	1	1	1	0	0	0	111			M=0
1	0	0	0	1	1	1	001			M=1
1	0	0	1	0	0	0	011			M=1
1	0	1	0	0	0	1	001			M=1
1	0	1	1	0	1	0	111			M=1
1	1	0	0	0	1	1	001			M=1
1	1	0	1	1	0	0	011			M=1
1	1	1	0	1	0	1	001			M=1
1	1	1	1	0	0	0	111			M=1

M=1



for  $T_A$ :

M	Q <sub>B</sub> Q <sub>A</sub>
0	1 1
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1

$$T_A = 1$$

for  $T_B$ :


M	Q <sub>B</sub> Q <sub>A</sub>
0	0 0
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1

$$T_B = \overline{M} Q_A + Q_A \overline{M}$$

For  $T_C$ :

M	Q <sub>B</sub> Q <sub>A</sub>
0	0 0
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1
0	1 1
1	1 1

$$T_C = \overline{M} Q_B Q_A + M \overline{Q}_B \overline{Q}_A$$




If we need four JK FF then see pencil line

Ring Counter:

\* NO OF STATES = NO OF FF used

→ Ring counter is a typical application of shift register  
→ The only change in the output of last FF is connected to J/P of 1<sup>st</sup> FF




ORI

overriding J/P



$$PR = 0 = Q = 1, CLR = 0 \Rightarrow Q = P$$

OR I	CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	x	1	0	0	0
1	↓	0	1	0	0
1	↓	0	0	1	0
1	↓	0	0	0	1
1	↓	1	0	0	0




Johnson's counters (Twisted / switch tail ring counter)

$$\text{No. of states} = 2 \times \text{no. of FF}$$



## Introduction to registers -

- FF is 1 bit memory cell
- To increase the storage capacity, we have to use group of FF. This group of FF is known as "REGISTER"
- The n-bit registers consist of "n" no. of FF & capable of storing "n-bit" word.




Synchronous: clock & load ↑

Asynchronous: <sup>only</sup> load ↑

we are bound to follow the  $\frac{1}{f_{\text{clock}}}$

$$f = 1 \text{ MHz}$$

$$T = 1 \mu\text{sec}$$



$$T = 1 \mu\text{sec}$$


$$100 \text{ nsec}$$

$$\text{load} \downarrow$$

## Data formats & classification of registers -

Can be entered in parallel or serial form

↓  
1-bit at a time.




Serial form - Niemann code

Parallel form - special code

### Classification:

- (i) Depending on I/p & O/p
  - a) SIPO
  - b) SPIO
  - c) PIPO
- (ii) Depending on application
  - a) Shift reg Bidirectional  
universal
  - b) Storage reg






MJB LIB

Shift Register :- Data will shift see table

serial-in = 1111

### SISO - serial in-serial o/p





for long distance  
SISO is better

one conductor

for PIPD it need  
4 conductors  
cost ↑

req more CK pulse



$$D=0 \Rightarrow Q_{n+1} = 0$$

$$D=1 \Rightarrow Q_{n+1} = 1$$

$$clk = 0 \Rightarrow Q_{n+1} = Q_n$$

$$D = X$$

11' clock pulse to  
store the  
data


$$D_3$$

$$D_2$$

$$D_1$$

$$D_0$$


SISO ] 4 clock pulses



Bidirectional shift register


M=1 → shift right  
M=0 → shift left

track control



## Universal shift registers:-

Bidirectional + 11<sup>le</sup> loading  $\rightarrow$  universal SR  
 (storing our data) (SISO + PISO +  
 PIPO + PIPD)



Mode control		Reg Op.	clk	D	Qn+1
selected variable of 4:1 MUX	S <sub>1</sub>	S <sub>0</sub>	No change.	0	X
	0	0	shift-right	1	0
	0	1	shift-left	1	1
	1	0	11 <sup>b</sup> load	1	1

Q) A New FF is having behaviour as described below.  
 It has a flip  $x \oplus y$  & when both  $q_{lp}$ 's are same & they are 1,1 the ff is going to set else ff reset.  
 If both  $q_{lp}$ 's are different & they are 0,1 the FF complements itself otherwise it is going to retain the last state. Which of the following expressions in the characteristic expression for the new FF?

Sol:


X	Y	
0	0	(reset, $q_{lp}=0$ )
1	1	(set, $q_{lp}=1$ )
0	1	complement
1	0	memory

char table

(q,p)Q	X	Y	CNS	Q <sup>+</sup>
0 0 0	0		0	0
0 0 1	1		0	1
0 1 0	0		1	0
0 1 1	1		1	1
1 0 0	0		0	0
1 0 1	0		1	1
1 1 0	1		1	0
1 1 1	1		1	1

XY		for Q <sup>+</sup> :			
Q		00	01	11	10
0		0	1	1	0
1		0	0	1	1

$$Q^+ = \bar{Q}Y + QX$$



expression for NS & Q<sup>+</sup> is

Sol:  
 $q_{lp} = Q^+ (NS)$   
 $q_{lp} = X \oplus Q (PS)$   
 $S = X \oplus Q, R = X \ominus Q$

X Q	Q <sup>+</sup>	SR
0 0	0	0 1
0 1	1	1 0
1 0	1	1 0
1 1	0	0 1

$$Q^+ = X \oplus Q$$

odd '1' detector

# PLA:- programmable logic array (PLD) device

It is a type of fixed architecture logic device with programmable AND gates followed by programmable OR gates.



			Step 1	
A	B	C	$Y_1$	$Y_2$
0	0	0	0 0	
0	0	1	0 0	
0	1	0	0 0	
0	1	1	0 1	
1	0	0	1 0	
1	0	1	1 1	
1	1	0	0 0	
1	1	1	1 1	

$$Y = A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$$


$$Y_1 = A\bar{B} + AC \quad \left. \begin{array}{l} \text{Minimal 10 terms} \\ \text{Step 2} \end{array} \right\}$$

$$Y_2 = BC + AC \quad \left. \begin{array}{l} \text{Step 2} \\ \text{Step 3} \end{array} \right\}$$

Step 3: No. of I/P Buffer = No. of vars



$$\therefore \text{No. of I/P Buffer} = 3$$



\* No. of programmable AND Gates  
= No. of minterms (not repeated)

Minterms are (3)

$$A\bar{B}, AC, BC$$


\* No. of programmable OR gate

$$Y_1$$

$$Y_2$$

## Programmable Array Logic (PAL):-

- It is mostly commonly used type of PLD.
- Has programmable AND array & fixed OR array.



Step 1:

$$\begin{aligned}
 X(ABC) &= \sum m(2, 3, 5, 7) = \overline{AB} + \overline{AC} \\
 Y(ABC) &= \sum m(0, 1, 5) = \overline{A}\overline{B} + \overline{B}C \\
 Z(ABC) &= \sum m(0, 2, 3, 5) = \overline{A}B + \overline{A}\overline{C} + \overline{A}\overline{B}C
 \end{aligned}
 \quad \left. \begin{array}{l} \text{Step 2:-} \\ \text{By solving K-maps} \end{array} \right\}$$

No. of variables = 3 = no. of input buffers (A, B, C)

No. of AND gates unique minterms =  $\frac{\text{no. of minterms}}{3}$  = { $\overline{AB}, \overline{AC}, \overline{A}\overline{B}$ ,  $\overline{BC}$ ,  $\overline{AB}, \overline{AC}, \overline{A}\overline{B}C$ } = 3

No. of OR gates = O/P = X, Y, Z.

So we have to take 3 AND for each case

Total = 9 AND gates