o output transition and input load.

o Enput transition and autput load

o Input transition and output transition

(1)

- o Input load and output load.
- 6 Concept of fixing timing violations by adjusting clock avoival times at the registers in prects stage is called
  - o Useful Skew
  - o Time borrowing
  - o stact adjustment
  - o There is no such fre.
  - @ Congestion can be resolved by
    - o Cell padding
    - o path groups
    - O Non Default Rules
    - o All of the above
    - 8 Clock buffers are preferred than normal buffers in clock Tree
      Building because of.
      - 0 50% duty cycle
      - o Better Power
      - o Better area
      - o lessen transphon.
    - O How will be build clock tree for a divided by a generated clock?
      - o Skew groups
      - o Defining Ignore plas
      - · Defining through pany
      - 0 AQC.
  - (1) What is routing congertion to the design ?
    - o Ratio of scoquisced scouting tracks to available scouting tracks
    - o Ratio of available sweating tracks to scaquised scouting tracks
    - o Depends on the sweeting layer available
    - o None of the above.

- 1 Ortentation of a cell/Memory is obtained from
  - OTECH LEF
  - O CELL LEP
  - O.LEB
  - O RRC TECH FILE
- 1 What It the effect of high drive strength buffer when added to long not?
  - o Delay on the net increases
  - a Capacillance on the net increases
  - a Delay on the net decreases
  - · IR drop xeduces.
  - (13). In Ocv timing check, for setup time,
    - o Max delay is used for launch path a Min delay for capature path.
    - o Man delay as used for launch path & Max delay for capture path.
    - o Both Max delay is used for launch a capture path.
    - o Both Min delay is wed for capature to launch paths.
    - (14) Clock specification file is dependent on
      - o Synopsis Design Constraints
      - O · LIB
      - o LEF
      - o Timing Corners.
  - (13) To prevent latch-up, which of the following cells are used.
    - o Tre cells
    - o Welltap celli
    - · Decap call
    - o End cap cells
  - (16) Channel blw macros will we the following kind of blockage
    - o soft Blockage


- · Partal Blockage
- o Hard Blockage

· Any of the above.

).	· Hlagh fan-out net synthesis has	opens in which stage of VLSI flow q
	o Syntheits	3 1 1 1 1 1 1 4
	o preCTS	19€7 - 3130 -
	o CTS	A CONTRACTOR OF THE PROPERTY O
6	- 100 100 100 100 100 100 100 100 100 10	k B operates at IV and is switchable. I to be added for paths between ABB?
U	1) Block it operates as only reed to meet	It is be added for paths between A @ B?
	o loval shafter cells	complete of constant on a
	o Isolation celli	environd & alod in finite
	0 B & C.	Visit Company
	(19) DRC rule in physical Design	took check the following.
	ospacing	The second of th
	o Maximum allowed Den	saty
	o Opens	* I have at our all a second
	o A QC	10 months restance 9
	30. Which of the following m	retal layer has Maximum restrance ?
	o Metol 2	
	o Metal 3	standon que to po
	o Metal 4 o Metal 5.	
	O approal 1 Pro	
	a). CRPR Stands for —	and a lim Da mayal
	o Cell Reconvergence P	·
	o Cell Reconvergence	
	o Clock Recomengence	
	o Clock Reconversgence	prieset Removal
	(23) More IR drop & due	L to
	o Increase In metal	width o Lot of metal layers.
	o Increase for metal	llength
	· o Decrease In meta	al length
	· o Decreuse	· · · · · · · · · · · · · · · · · · ·

- 60 . Patch of the whole is o Man width gold on the order

  - o Man spacing
  - o Minwidth Minspacing
  - o Man width + Man spacing.
  - (2) What is the goal of CTS ?
    - o Manimum IR Drop
    - o Manimum EM
    - a Minimum skew
      - o Manimum slack.
  - (25) Hold slack for this path is -



- 0 9 Ns
- o Ins
- 0 1511
- (26) In a reg to reg timing path Tclocktog deby is 0.50 & TCombo delay . Is sry and Tsetup is 0.5mg then the clock period should be \_
  - רעו ס
  - 0 374
  - 0 >26 N
  - 0 6 79
- Which of the following is having highest privately at final stage (post scouled) of the design -?
  - o setup violation
- OSKew
- ottold violation
- o None

(28) In a xeg to reg path of	you have setup	problem where well
you grown buffer.	- American	

- o close to Launch flop
- O Close to Capture flop
- o Median of the net
- · Any legal location allowed on the tempong path.
- (99) Timing sanity check means (with respect to PD) \_\_\_\_. 9.


  O Checking timing of reputed design without net delays.
  - o checking timing of placed design with not delays
  - o checking timing of reputed design with net delays.
- (30) Which configuration is more exercised during floorplanning?
  - o Double back with flipped nows
  - o Double back with non flipped nows
  - oblith Channel spacing blw rows and no double back
  - o With Channel spacing blw nows and double back.

⊕ Wiki Engineering

www.raght

use

- D For technology nodes below 65 nm the cell cMOS delay \_\_\_\_
  - o Increases
  - o Decreases
  - o remains same
  - o none of these
  - 1) Find the correct boolean function for the following ckt.




- o ((AB)+ C)
  - 0 ((A+B)C)
  - o (At B') c'
  - 0 (A'B')+C'
- 3) The effective channel length of a MOSFET in a saturation decreased with increase in
  - o gate vallage
  - o drain voltage
  - o source voltage
  - o body voltage
  - 4) The Hhreshold voltage depends on o Doping of Channel
    - o Voltage blu source q submate
    - o Temperature
    - o All of the above
  - B) A cross cut only consumes a significant amount of power.


     a when warming up

a little cooling off	86 ANSOM:	A STATE OF THE PROPERTY OF THE
o when cooling off	Augustin and America	A STATE OF THE STA
o during output transitions	e a supplier time	- minimum out it is a second
oduring input transitions	The state of the s	and A
6) When the pmos and NMOs ar	re Interchanged	with one another
In an Inverter, It will act as ?	area analogo personal	
o Buffey	A stranger over	to the second of material of philaderic species of the problem of the
OPriverter	a car car	while the segment of me and the method of the first the second
· AND gate		
OR gate	To all a shakers and a shakers are	The second secon
For Enhancement mode n-channel	MOSFET at su	bothreshold mode.
0 VGS < Vth	The second state of the second	The modernia was a series of the series of t
o VGs > Vth @ VDs < (VGs	CHV-	i e e e e e e e e e e e e e e e e e e e
OVGS > VIH & VDS > (VG	1917	and the second of the second o
o VGs > Vth & Vps > (VGs		12 - Juliona Mariner 1
	and the second s	
24.26		ordered equivalent to
o neglitor o Capacitor		Section and the section of the section and the section of the sect
o inductor o Mone et	the above.	Samuel and a second of the sec
I What happens to delay if we	Include a Par	940000 al 11 al 0
그 그 그가 그는 이 그는 어느 아니는 하는데 그 그 그 그 그 그래요?	metade a ne	mance at malbot
a cmos circult?		A Martin Martin Commence of the Commence of th
o Increases o Pecreases	o Remain _	Same
The threshold voltage for each tra	institute in figure	2 & gv. For this ckt to
work as an inventer, vi. must ta	re the values	A STATE OF THE STA
a spatial annual para principal and surface principal and annual	0 -5V 80 V	And the second of the second o
	· -5 V ₱ 5 V	
Vye	· ov 803v	21.6
	0 3 V 8 5 V	The Andrew As a state of the st
elescence TV		PACE [ [ ] www
131		
© Wiki Engineering	10世紀 1887年	Scanned by CamScanner

1. What's the prestion delay, global skew and the lowest local skew from the following clock tree built.



- 1575 Insertion delay, one global skew and one local skew
- o sons govertion delay, sons global skew and sons to cal skew
- 0 2001s Posertion delay, is no global skew and 500 local skew
- a 2001s Ansertion delay, 1500 gobal skew and one tocal skew
- (2) What's the hold slack formula in this case where a path starts from positive edge triggered flop (Tclk is clock period; Thold is hold time; Takew is clock skew; Idata is data delay)?




- o Tslack = Tclk/2 Thold Tskew + Tidate
- o Tslack = Tclkl2 + Thold Tskew + Tdata
- o Tslack = Tclk + Thold Tskew + Tdata
- · Tslack = Thold Tskew + Tdata

- 3. set\_timing\_derate\_early 1.05


  set\_timing\_derate\_late 0.95

  with the flat derates applied as above, what will trappen to setup slack?


   Increase
  - o Decrease
  - · Remains same as before devates
  - O Depends on my corner and view.
- Which slew value will be propagated to SLEW-OUT of SLEW-A & sops and SLEW-B is loops for hold analysis?



3 Calculate the channel width blu the following macros in a design using 5 metal layer with a pitch of 0.4 u, spacing of 0.2 u, width of 0.2 u for metal 4 and metal 5; pitch of 0.2 u, spacing of 0.1 u, width of 0.1 u for metal 2 and metal 3.



- 0 >=1.44
- 0 >=074
- 0 > = 0.564
- 0 >= 2.84



- · 1 The sum of ages of 5 children born at the intervals of 3 years each Ps 50yeary. What Is the age of the youngest child?
  - o 4 years
  - o None of these
  - 8 years
- 2) What is the probability of getting a sum q from two throws of a dice?
  - 0 1/6 0 1/8
  - 0 1/9 0 1/12
- 3) The average weight of 8 person's Increases by 2-5kg when a new person comes in place of one of them weighting 65kg. what might be the weight of the new person ?
- o Data Enadequate

**6** 


<b>1</b> (1)	
4). What is the sum of two conse	cutive even numbers, the different of
whose square Is 84 9	
0 34	and I delight to
n XX	
0 46	7 1 1 1 1 1 1
0 42	*
(5) Two bus tickets from city A. to	B and three tackets from city A to c
cost RS-77 but three tickets f	ram City A to B and two tickets from
city A to C cost RS. 73 what	are the faces for 19ther B and C from A?
0 RS.17, Rs.13	
0 Rg.13, Rg.17	and the state of t
• Rg 4, RS.23	to Attack the state of the stat
0 Rg.15; Rg.14	(1) (1) (1) (1) (1) (1) (1) (1)
(6) A two digit number is such	that the product of the digits is 8.
when 18 kadded to the number,	then the digits are reversed. The
number es:	2014 g † • 2014 g † •
0 18	, 20 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x 1 x
0 24	
and 0, 81,	₽11 J. J. J. J. S.
0 42	le galacia engala al anti-
(F) Look of this serger: 31, 29,	24, 22, 17, what number should
come next ?	. ) (
o 15	
0 14	
o 13	raj & A. A. A.
and Idyana to be a force gradely and the	t i an an i
(8) A boat can travel with a.	speed of 13 km/hr in still water.
- 1 2 the stream	Is 4 km/hr. And the time taken
If the speed of the 90 68 km	La retream.
1 1 1 20 to 90 68 KM	Gomissier.

- o 2 Hours o 5 Hours
- o 4 Hours A, B and c can do a piece of work in 20, 30 & 60 days suspectively. In how many days can A do the work It he is assisted by B and c on every third day?
  - 0 15
  - 0 12
- (10) In a garden, there are 10 rows, and 12 columns of mango trees, the distance blue the two trees is a metres and a distance of one metre & left from all sides of the boundary of the garden. The length of the garden is.
  - 0 20 M 0 24 M 0 26m 0 22 M


## . Imark

- (D) Decode the following Asell merrage. 101001110101010101010100100101100101 0010001010000100010001000010000010
  - · STUDY\_HARD
  - O STUDY HARD
  - 3tudy-hard
  - study hard
  - 3 A clock sognal with a perfod of 1s of applied to the Input of an enable gate. The olp must contain six pulses. How kong must the enable pulse be active ?
    - o Enable must be active for Os
    - o Enable must be active for 35
    - o Enable must be active for 65
    - o Enable must be active for 125.

- 3 An 8-bot serial projectial out shift register is used with a clock frequency of 150 KHZ. What is the time delay between the servial 9/p and the @3 output?
  - 2 + 2.1 0
  - 0 26.67 W
  - 26.7 ms
  - 56± Wi
- (4) For the ckt shown in the following. Io-I3 are enputs to the 4:1 mux R(MSB) and S are control biffs. The output z can be represented by



- 0 PQ+PQ'S +Q'P'S
  - o pa't par' + p'a's'
  - · Pa'r' + Par + PARS+Q'R's
  - 0 PQR'+ PQRS'+ PQ'R'S+ Q'R'S'
- 3) What are the minimum number of 2 to 1 mux required to generate a 291p AND gate and a 291p EX-OR gate?
  - 1 and 2
  - tand 3
  - t and 1
  - 2 and 2
- 6 On the third clock pulse, a 4 bit Johnson sequence is Qo=1 Q1=1 Q2=1 and Q3=0. On the fourth clock pulse, the sequence is \_\_\_
  - 0 Qo=1, Qi=1, Q2=1, Q3=1
  - 0 Qo=1, Q(=1, Q2=0, Q3=0
  - 0 Qo=1, Q1=0, Q2=0, Q3=0
  - 0 Qo = 0, Q1=0, Q2=0, Q3=0.



- 1.0 KH3

(1)

- 0.91 KHZ
- 0.77 KH3.
- 8) A 16 bit module 16 ripple Counter wer JK-flipflaps. If the propagation delay of each flipflop is 50 nsec. the maximum clock frequency that Can be used is equal to \_ (in MHI).
  - 0 12

(10) An 8 bot successive approximation analog to digital communication has full scale reading of 2.55 v and Its conversion time for an analog Input of Iv Is 20 jus. The conversion time for a 2v input will be

- 0 10 pm/cro; s
- 0 40 & micross
- 20 Pmicro; S
- o 50 limicro; s

Mark O If A = 4 1xxz and B = 4 b1xxx, then A = = = B wall xeturn 0 2 0 0 (2) If time scale is defined as timescale lons/ins and #1-55 a=b; then a gets b' after o 15.5 ns o 16 ns o llns 3 In the given code snippet, statement 2 will executed at Inoffice begin # 5x=1'60; [[statement] # 154=161: 11 statement 2 End 05 0 15 o current simulation time 0 20 @ Which logic level is not supported by verylog? 0 Z • U o None of the above 6) Which level of abstraction level to available Investig but not In VHOL ? o Behavioral level o Dataflow level · Gate level

Switch level

1 Consider the following c function:

Prot & ( ant 1) f static ant 9 = 13 ₽ (n>=5) setum no n=n+9; 1++; :(n)} nrutex

5 0

6

7

8

The value returned by f(1) Is

Loss en precision occurs for typecasting from (2)

. o chay to shoot

o float to double

o long to float

o float to Int

3) The loop on which the statements without the loop are executed

least once 9s called \_\_\_

o do-while

o while

o for

o goto

```
What is the output of the program given below &
       # Include
                                                  0 0,1,2
        ant main ()
                                                       1,2,3
         enum status & pars, fall, atkt ];
                                                       0,2,1
         enum status studi, stude, stude;
                                                      3,2,1
         stud! = pass;
         stud 2 = atkti
         stud 3 = fall;
        printf ("%d, %d, %din", stude, stude, stude);
                                               is not the section of
        xefum O;
        3
    The value of g at the end of the execution of the following c
3
     program @ Bal).
       Int Incr (Inf 9)
           Stafic int count =0;
           count = count + 9;
          return (count);
                                                 only is cultion
      main ()
          ent end;
         for (9=0; 1<=4; 1++)
          · f= ancr(1);
```