
ASIC Physical duign ASIC design flow System specification ı Arithitectural design Ric design & Westfloation > Placement & outing puyical design Parasitic Extraction mask prepetation physical Verification of fabrication formal Verzication Packaging 1 testing Static timing Analym chip. Power analysis



Physical religication (DRC)

- -> eliecking physical layout data against jabricati
 - -> Wolating DRC might result in a non-functional circuit or low yield

US (Layout lessus schamare)

-> Melities the connectivity of a merilog nertist and

22+ done doesn't compale functionalities

-> LUS check Examples: Short nets open net, wisnakh lompate Errors, '
Extract. Error (Palametals) lompate Errors, '

ERC (Electrical rule check)

To confiam the electrical connectiuity of a Ic delign

- -> To boome devices comeved between power and ground
- > To located device with mining connection

Formal Unification

=> Wellfy the two personations of circuit design Exhibits same behaviour

.-> Power checks

Paralitic Extraction

> It provides the Electrical information (connectivity revivances capacitance, and Industance).

-> These Extractions is used to calculate the delay

STA: - Analysis of digital circuit to determine 17 the timing constroints the posse imposed ale met and to check the design is morning properly

Power analysis

It is to measure the powel consumption of outcomes it may also provide, harmonic distoración, pear, mean and many more parameters.