

# Section IV: Timing Closure Techniques

# **IBM Contributions to this presentation include:**

- T.J. Watson Research Center
- Austin Research Lab
- ASIC Design Centers
- EDA Organization

**\* For more detailed information see references at the end of this presentation, which include a wide variety of IBM and External publications covering these areas.**

# Overview

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Timing Closure


- Many aspects of a design contribute to performance, power, and density
  - ◆ Architecture / Logic Implementation
  - ◆ PD Design Style (Flat, Hierarchical, etc)
  - ◆ Clocking Paradigm / Test / Circuit Family
  - ◆ Floor Plan / Synthesis / Placement / Routing
- Design Automation for timing closure is more significant than ever before
  - ◆ Designs are larger
  - ◆ Wires are longer, invalidating statistical synthesis models, and requiring lots of buffers
  - ◆ Cycle times are more aggressive

# Design Automation Tools are Individually Mature


- Timing analysis
- Synthesis / Technology mapping
- Placement / Routing
- Floor Planning
- Extraction / Analysis

**Challenge is to integrate them  
into one cooperative application**

## Physical Synthesis



# Design Flow Evolution:



# Purpose of this Section:

- Provide users with an intuitive feel of the inner workings of the major timing closure tools
- Demonstrate the advancements in timing closure tools technology via example designs
- Explore a variety of significant design choices

# What you should expect:

- High level concepts presented are generally applicable across a wide range of tools / methodologies (ie: not IBM specific)
- Specific tool internals used in this tutorial are taken from IBM tools. They should provide a reasonable “feel” as to how things are done in the industry.

## Worldwide ASIC/PLD Sales Top 5 Suppliers for 2001

■ IBM	\$ 2758	growth 1.2%
■ Agere	\$ 1310	growth -43.5%
■ LSI	\$ 1243	growth -38.2%
■ NEC	\$ 1243	growth -35.2%
■ XLIINX	\$ 1149	growth -26.3%

Revenue: Millions of U.S. Dollars  
Source: Gartner Dataquest (March 2002)

## IBM ASIC Supplier #1 since 1999

Dataquest 96-02

	1996	1997	1998	1999	2000	2001
1	NEC	NEC	Lucent	<b>IBM</b>	<b>IBM</b>	<b>IBM</b>
2	LSI Logic	<b>IBM</b>	<b>IBM</b>	Lucent	Lucent	Lucent
3	Fujitsu	Lucent	NEC	NEC	LSI Logic	LSI Logic
4	Lucent	Fujitsu	LSI Logic	LSI Logic	NEC	NEC
5	<b>IBM</b>	LSI Logic	Fujitsu	Fujitsu	Xilinx	Xilinx
6	TI	TI	Altera	Xilinx	Fujitsu	Fujitsu
7	Toshiba	VLSI	Xilinx	Altera	Altera	Altera
8	Xilinx	Toshiba	TI	STM	Toshiba	Toshiba
9	Hitachi	Altera	Toshiba	VLSI	STM	Mitsubishi
10	VLSI	Xilinx	VLSI	TI	TI	Agilent


# Section Outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Static Timing Analysis

June 2002

DAC02 - Physical Chip Implementation




13

# Timing Analysis Basics:

Why static timing since simulation is more accurate?

- Simulation has a number of key drawbacks
  - requires input state vectors
  - long runtimes
- A simple example:



How would one calculate the worst case rising delay from a to z?

	c=0	c=1
b=0	a-z delay1	a-z delay2
b=1	a-z delay3	a-z delay4

Exponential explosion as possible design input states grow!

# Timing Analysis Basics:

## Definition of basic terms

- Arrival time(AT) -- the time at which a pin switches state
- Slew - the rate at which a signal switches
  - usually difference of 10% and 90% on voltage curve




- Required arrival time(RAT) -- the time a signal *must* arrive at in order to avoid a chip fail
- Slack = Required arrival time - Arrival time
  - Positive slack good, negative slack bad

# Timing Analysis Basics:

- Block based timing:

- Worst value *only* stored at merge points
- Each segment is processed just once


Example Problem: What is slack at PO?



# Timing Analysis Basics:


## ■ What is Incremental Timing?

- Enabling small incremental changes without full retiming
- Only direct fanin/fanout cone is processed



# Early Mode Analysis

- Definitions change as follows
  - longest becomes shortest
  - slack = arrival - required



# Timing Correction


- Fix electrical violations
  - ◆ Resize cells
  - ◆ Buffer nets
  - ◆ Copy (clone) cells
- Fix timing problems
  - ◆ Local transforms (bag of tricks)
  - ◆ Path-based transforms

# Local Synthesis Transforms






- Resize cells
- Buffer or clone to reduce load on critical nets
- Decompose large cells
- Swap connections on commutative pins or among equivalent nets
- Move critical signals forward
- Pad early paths
- Area recovery

# Transform Example


.....  
Double Inverter  
Removal  
.....  
.....





# Resizing





# Cloning




# Buffering



# Redesign Fan-in Tree




# Redesign Fan-out Tree




Longest Path = 5

Longest Path = 4  
Slowdown of buffer due to load


# Decomposition




# Swap Commutative Pins




Simple Sorting on arrival times and delay works



# Move Critical Signals Forward



- **Based on ATPG**
  - linear in circuit size
  - Detects redundancies efficiently
- **Efficiently find wires to be added and remove.**
  - Based on mandatory assignments.




# Section outline

- Introduction
- Review material (timing and synthesis)
- **Introduction to placement**
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization


# Placement Objective:

- Find optimal relative ordering of cells
  - ◆ minimize wire length and congestion
  - ◆ maximize timing slack
- Find optimal spacing of cells
  - ◆ eliminate wiring congestion problems
  - ◆ provide space for post placement synthesis
    - ☞ clock trees
    - ☞ buffer insertion
    - ☞ timing correction
- Find optimal Global Position


# Optimal Relative Order:




# To spread ...




.. or not to spread




# Place to the left



... or to the right




# Optimal Relative Order:




Without “free” space the problem is dominated by order

# Placement Footprints:


Standard Cell:



Data Path:




IP - Floorplanning




# Placement Footprints:

Reserved areas




Mixed Data Path &  
sea of gates:




# Placement Footprints:

**Perimeter IO**




**Area IO**



# Placement objectives are subject to User Constraints / Design Style:

- Hierarchical Design Constraints
  - ◆ pin location
  - ◆ power rail
  - ◆ reserved layers
- Flat Design w/Floor Plan constraints
- Fixed circuits
- IO connections

## Unconstrained Placement




June 2002


DAC02 - Physical Chip Implementation

42

## Floor planned Placement



## Congestion MAP



June 2002

DAC02 - Physical Chip Implementation

44


# Advantages of Hierarchy

- Design is carved into smaller pieces that can be worked on in parallel (improved throughput)
- A known floor plan provides the logic design team with a large degree of placement control.
- A known floor plan provided early knowledge of long wires
- Timing closure problems can be addressed by tools, logic design, and hierarchy manipulation
- Late design changes can be done with minimal turmoil to the entire design

# Disadvantages of Hierarchy


- Results depend on the quality of the hierarchy. The logic hierarchy must be designed with PD taken into account.
- Additional methodology requirements must be met to enable hierarchy. Ex. Pin assignment, Macro Abstract management, area budgeting, floor planning, timing budgets, etc
- Late design changes may affect multiple components.
- Hierarchy allows divergent methodologies
- Hierarchy hinders DA algorithms. They can no longer perform global optimizations.

# Physical Synthesis Flow



## Logical + Placement Optimizations

- Start with a placed or unplaced netlist
- Do recursive partitioning
- During and following each partition action, apply logic optimizations such as
  - ◆ timing corrections
  - ◆ rebuffering
  - ◆ repowering
  - ◆ cloning
  - ◆ pin swapping
  - ◆ move boxes
  - ◆ ... etc



# Section Outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Overview of Common Placement Algorithms:

- Simulated Annealing
- Quadratic Placement
- Partitioning

# Simulated Annealing:

```
for(temp=high; temp > absolute_zero; temp -= increment)
{
    make a random move
    score the move
    use temp dependent probability to decide to accept or reject
}
```

**Note: Clustering can be used to improve performance**

# Annealing:

## Pros:

- ease of implementation, dumb moves / smart scoring
- can easily accommodate new constraints - just add them to the scoring function
- great quality
- can be made to run on parallel processors

## Cons:


- very long run time

# Quadratic Placement

# Review:

$x=100$

$x=200$



$$Cost = (x_1 - 100)^2 + (x_1 - x_2)^2 + (x_2 - 200)^2$$

$$\frac{\partial}{\partial x_1} Cost = 2(x_1 - 100) + 2(x_1 - x_2)$$

$$\frac{\partial}{\partial x_2} Cost = -2(x_1 - x_2) + 2(x_2 - 200)$$

setting the partial derivatives = 0 we solve for the minimum Cost:


$$Ax + B = 0$$

$$\begin{bmatrix} 4 & -2 \\ -2 & 4 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -200 \\ -400 \end{bmatrix} = 0$$

$$\begin{bmatrix} 2 & -1 \\ -1 & 2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -100 \\ -200 \end{bmatrix} = 0$$

$$x_1 = 400/3 \quad x_2 = 500/3$$

# Review:



setting the partial derivatives = 0 we solve for the minimum Cost:

$$Ax + B = 0$$

$$\begin{bmatrix} 4 & -2 \\ -2 & 4 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -200 \\ -400 \end{bmatrix} = 0$$

$$\begin{bmatrix} 2 & -1 \\ -1 & 2 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} -100 \\ -200 \end{bmatrix} = 0$$

$$x_1 = 400/3 \quad x_2 = 500/3$$

Interpretation of matrices A and B:

The diagonal values  $A[i,i]$  correspond to the number of connections to  $x_i$

The off diagonal values  $A[i,j]$  are 1 if object i is connected to object j, 0 otherwise

The values  $B[j]$  correspond to the sum of the locations of fixed objects connected to object i

# Why formulate the problem this way?

- Because we can
- Because it is trivial to solve
- Because there is only one solution
- Because the solution is a global optimum
- Because the solution conveys “relative order” information
- Because the solution conveys “global position” information


## However:


- Solution is not legal
- Solution depends of fixed anchor points
- Solution does not minimize linear wire length, congestion, or timing
- Solution is generally highly overlapping w/ high density (ie needs to be spread out)

## What does the solution look like?

- To get an intuitive feel for the solution, examine the relaxation method for solving  $Ax + B = 0$
- Actual program implementation may use other solution methods (that are generally less intuitive).


# Solution of Quadratic using Relaxation:






## Constrained Solutions:

- Sometimes we want to solve for the minimum wire length subject to a constraint
- Example: Using quadratic for partitioning, we may want the quadratic placement to be "centered"





# Constrained Solutions

To minimize Cost =  $f(x)$  subject to a constraint  $g(x) = 0$  we can use lagrangian multipliers to modify the Cost function as follows:

$$Cost = f(x) + \lambda g(x)$$

$$\frac{\partial}{\partial x} Cost = \frac{\partial}{\partial x} f(x) + \lambda \frac{\partial}{\partial x} g(x)$$

Using CG as a constraint:

$$CG = \sum_{i=1}^n s_i x_i \quad \text{where: } s \text{ is the size of object\_i}$$

$n$  is the number of objects

$$g(x) = (\sum_{i=1}^n s_i x_i - CG)$$

$$\frac{\partial}{\partial x} g(x) = \frac{s_i}{N} \quad \text{where we use } N \text{ to represent the constant } \sum_{i=1}^n s_i$$

We have already shown that

$$\frac{\partial}{\partial x} f(x) = 0 \quad \text{leads to the system of equations} \quad \dots \quad Ax + B = 0$$

$$\text{Therefore solving the constrained porblem } \frac{\partial}{\partial x} Cost = \frac{\partial}{\partial x} f(x) + \lambda \frac{\partial}{\partial x} g(x) = 0$$

$$\text{leads to: } Ax + B + \lambda \left[ \frac{s_i}{N} \right] = 0$$

# Constrained Solutions (cont):

To solve  $Ax + B + \left[ \frac{s_i}{N} \right] = 0$  we could use a packaged solver and add the additional unknown  $s_i$  and equation  $CG = \bigotimes_{i=1}^n s_i x_i \square N$  to our matrices and solve.

Here is an alternative way to solve the system:

by substitution we let  $x = x_u + \alpha_l$   
where  $x_u$  is the unconstrained solution (ie the solution to  $Ax + B = 0$ )

Assuming we can solve the unconstrained problem,  $x_u$  is known.

By substitution we get:

$$A(x_u + \alpha_l) + B + \left[ \frac{s_i}{N} \right] = 0$$

which becomes:

$$A\alpha_l + \left[ \frac{s_i}{N} \right] = 0 \quad \text{or} \quad Ax_l + \left[ \frac{s_i}{N} \right] = 0$$

# Constrained Solutions (cont):

We need to solve:  $Ax_I + \left[ \frac{s_i}{N} \right] = 0$

Note: The A matrix is the same as the A matrix for the unconstrained solution.  
Since the A matrix is the netlist connectivity specification, we have A.

The B matrix here is  $\left[ \frac{s_i}{N} \right]$  instead of the sum of fixed location connects.

Intrepretation:

The solution to  $Ax_I + \left[ \frac{s_i}{N} \right] = 0$  can be obtained by modifying the original netlist and placement such that:

- 1.) All fixed objects are moved  $x = 0$
- 2.) A constant force vector is applied to each object. The constant force vector for the i'th object has magnitude  $\frac{s_i}{N}$

Then use the same solver as was used to solve  $Ax + B = 0$

# Constrained Solutions (cont):

We also need to solve for ②

From the CG relationship and  $x = x_u + \alpha_l$  we get:

$$CG = \sum_{i=0}^N s_i (x_{u_i} + \alpha_{l_i}) \quad \text{where } N = \sum_{i=0}^I s_i \quad (\text{ie total size})$$

since we have solved for  $x_u$  and  $x_l$  the only unknown is ②

we get:

$$\alpha_2 = \frac{NCG - \sum_{i=0}^I s_i x_{u_i}}{\sum_{i=0}^I s_i x_{l_i}}$$

# Constrained Solutions (summary):

To minimize  $f(x)$  (the wl squared cost function) subject to a CG constraint we do the following:

1.) Solve for  $x_u$  by solving  $Ax_u + B = 0$  using relaxation or some other method


2.) Solve for  $x_l$  as follows:  $Ax_l + \left[ \frac{s_i}{N} \right] = 0$

- Move all fixed objects to location=0
- Add a constant force vector to each object. The constant force vector for the i'th object has magnitude  $\frac{s_i}{N}$
- Using relaxation or some other method, solve for  $x_l$

3.) Solve for  $\alpha$  using  $\alpha = \frac{NCG - \bigoplus_{i=0}^n s_i x_{u_i}}{\bigoplus_{i=0}^n s_i x_{l_i}}$

4.) Compute the final placement using  $x = x_u + \alpha x_l$

# Review:



Force CG to 150

From the previous example we know that the solution to:

$$Ax_U + B = 0$$


$$x = \begin{bmatrix} 133.33 \\ 166.67 \end{bmatrix}$$

with this solution the CG is at  $\frac{(10 \times 133.33) + (100 \times 166.67)}{110} = 163.64$  (ie not 150)

Now we need to solve:

$$Ax_I + \frac{s_i}{N} = 0 \text{ which is the same as solving } \rightarrow Ax_I + \begin{bmatrix} 0 \\ 0 \end{bmatrix} + \frac{s_i}{N} = 0$$

Recall that the B matrix represents the position of fixed objects. So, this equation represents the solution to:



# Constrained Solutions (summary):

Advantages of this approach:

- 1.) The Solver data structure is the netlist only  
ie. no additional memory requirements
- 2.) Sometimes the unconstrained solution is by itself sufficient,  
therefore we can avoid the additional overhead of producing  
the constrained solution
- 3.) The numerical iterations in this method are NOT dependent on  
the CG. We can solve for  $x_u$  and  $x_l$ , then try many different CG points  
at very low cost.

# Quadratic Techniques:

Pros:

- mathematically well behaved
- efficient solution techniques find global optimum
- great quality

Cons:


- solution of  $Ax + B = 0$  is not a legal placement, so generally some additional partitioning techniques are required.
- solution of  $Ax + B = 0$  is that of the "mapped" problem, ie nets are represented as cliques, and the solution minimizes wire length squared, not linear wire length unless additional methods are deployed
- fixed IOs are required for these techniques to work well

# Partitioning

# Partitioning:


Objective:

Given a set of interconnected blocks, produce two sets that are of equal size, and such that the number of nets connecting the two sets is minimized.




# FM Partitioning:


```
list_of_sets = entire_chip;  
while(any_set_has_2_or_more_objects(list_of_sets))  
{  
    for_each_set_in(list_of_sets)  
    {  
        partition_it();  
    }  
    /* each time through this loop the number of */  
    /* sets in the list doubles. */  
}
```



Initial Random Placement



After Cut 1




After Cut 2

# FM Partitioning:


Moves are made based on object gain.


Object Gain: The amount of change in cut crossings  
that will occur if an object is moved from  
its current partition into the other partition


- each object is assigned a gain
- objects are put into a sorted gain list
- the object with the highest gain from the smaller of the two sides is selected and moved.
- the moved object is "locked"
- gains of "touched" objects are recomputed
- gain lists are resorted





# FM Partitioning:






































# Partitioning:

Pros:

- very fast
- great quality
- scales nearly linearly with problem size

Cons:

- non-trivial to implement
- very directed algorithm, but this limits the ability to deal with miscellaneous constraints


# FM Partitioning

- For large designs min-cut (FM) produces poor results

To Compensate, there are two widely used enhancements:

- 1.) Quadratic seeding
- 2.) Multi-Level partitioning


# Partitioning:




# Global Placement - Multi-Level Partitioning:

```
generate clusters:  
while(there are clusters)  
{  
    partition_it;  
    remove 1 cluster layer;  
}  
partition_it;
```


June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002




June 2002



June 2002



June 2002



## MLP/FM Partitioning Cons:

- Does not know how to handle “free” space
- Results tend to be erratic, ie results from run to run have significant variation


## MLP/FM Partitioning Pros:


- Handles designs that have no fixed connection points
- Very fast - can handle large designs


# Hybrid Techniques


- Use both MLP and Quadratic techniques
- Results are more predictable due to quadratic cost function
- Partitioning is used for overlap removal
- Quadratic is used for “free” space handling and some relative order indications


# Quadratic Partitioning













# Analytical Constraint Generation

- Combine Quadratic techniques with MLP
- Use Quadratic solution to determine global position (ie balance)
- Use MLP to determine relative ordering of cells

# Analytical Constraint Generation




# Analytical Constraint Generation



GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:/local/g1.gps

File Model Highlight Options Check

Help




Select a command  
Level PBLK: Visibility altered  
Visibility has been altered for more than 1 level, only one modification is listed

Command>|

GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:/local/g1.gps

File Model Highlight Options Check

Help




Select a command

Level PBLK: Visibility altered

Visibility has been altered for more than 1 level, only one modification is listed



Command>|



GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT:int.all.Tier<\*>) Loaded:/local/gt1.gps


File Model Highlight Options Check

Help



Select a command  
Level PBLK: Visibility altered  
Visibility has been altered for more than 1 level, only one modification is listed


Command>





GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:/local/g1.gps


File Model Highlight Options Check


Help



















GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_g1file\_3\_1




GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_gl1file\_5\_1



GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_glfile\_7\_1

File Model Highlight Options Check

Help





Select a command  
Level PBLK: Visibility altered  
Visibility has been altered for more than 1 level, only one modification is listed

Command>

GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_g1file\_9\_1

File Model Highlight Options Check

Help



Select a command

Level PBLK: Visibility altered


Visibility has been altered for more than 1 level, only one modification is listed

Command>

GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_gl1file\_11\_1

File Model Highlight Options Check

Help



Select a command

Level PBLK: Visibility altered



Visibility has been altered for more than 1 level, only one modification is listed

Command>

GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_g1file\_13\_1

File Model Highlight Options Check

Help



Select a command


Level PBLK: Visibility altered

Visibility has been altered for more than 1 level, only one modification is listed


Command>

GymBrowser (3.06.02) Physical View(INT):GUL Mode:Browse(INT.int.all.Tier<\*>) Loaded:q\_g1file\_15\_1





MLP  
w/ACG




June 2002

DAC02 - Physical Chip Implementation


150

# Global Route Results:


June



MLP  
w/o  
ACG



# Side by Side Comparison:




Original


ACG

June 2002

DAC02 - Physical Chip Implementation

153






# Observations on Quadratic Placement

- placements are predictable and repeatable
- timing is inherently better
- wire length is not the best, but good
- run time: slower than MLP by 4x
- run time: faster than annealing by 4x
- excellent “free space” handling
- placements “feel” similar to those produced by annealing

## Repeatability Example:

- One circuit
- Minimum linear length occurs for all solutions where  $y=50$   $0 < x < 100$
- Minimum quadratic length occurs for  $y=50$ ,  $x=50$
- Quadratic solution IS both minimum linear and minimum quadratic length




# Section Outline


- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Synthesis - Placement Interface

## Partitioning Algorithm:



## Partition & Reflow







June 2002

DAC02 - Physical Chip Implementation

# What Synthesis Can do when Invoked:

- add boxes
- delete boxes
- add nets
- delete nets
- reconnect nets
- change box sizes
- query placement locations of boxes
- query "bin" statistics
- remove a box from a bin
- add a box to a bin




# Placement and Synthesis Integration

- Loosely coupled: (methodology coupling)
  - ◆ do some synthesis, then write out data
  - ◆ do some placement, then write out data
  - ◆ .. Repeat
- Interleaved: (placement & synthesis in same process)
  - ◆ do pre-pd synthesis
    - ☞ for each placement step redo synthesis
- Tightly coupled: (simultaneous P&S aware transforms)

# Loosely Coupled Placement & Synthesis:

Characteristics:





- Placement is treated as a black box
- Multiple placement runs are made



# Interleaved Placement & Synthesis:

Characteristics:

- the placement flow is the same as in a placement only methodology
- in between each step of the placement progression, synthesis is invoked




# Tightly Coupled

- Placement and synthesis algorithms become co-dependant
- Placement algorithms have awareness of synthesis activity
- Synthesis algorithms have awareness of placement activity


# Section Outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Placement Driven Cloning




# Placement Driven Expansion



**Example:**


## Tightly Coupled Placement Driven Expansion

# Tightly Coupled Synthesis & Placement:




## Tightly Coupled Synthesis & Placement Example:

Suppose the primary IO constraints look like this:




## Tightly Coupled Synthesis & Placement Example:

The placement of the synthesized netlist would look something like this:




## Tightly Coupled Synthesis & Placement Example:

If we could re-synthesize the netlist, we could get something that looks like this.




## Tightly Coupled Synthesis & Placement:




## Tightly Coupled Synthesis & Placement example:

```
Map_TREE
For each cut
    partition_it
    For each partition
        If(partition number > M)
        {
            if(related_node_count < N)
                merge_nodes
            if(related_node_count == 1)
                merge_node into neighbor
                partition
        }
    end
end
```


## Tightly Coupled Synthesis & Placement Example:




## Tightly Coupled Synthesis & Placement Example:




## Tightly Coupled Synthesis & Placement Example:




## Tightly Coupled Synthesis & Placement Example:




## Tightly Coupled Synthesis & Placement Example:




## Tightly Coupled Synthesis & Placement Example:





## Tightly Coupled Synthesis & Placement Example:



# Placement Driven Timing Correction




# Redesign Fan-in Tree



# Placement Driven Repowering

- Repowering is traditionally done using load based cell characterization
- Placement changes continuously during partitioning
- Need high efficiency algorithms to do repowering in this environment
- Solution: Use Gain Based Formulation

# Delay Models




$$d = c_1 \cdot E_{inv} \cdot \frac{C_{out}}{(1+b) \cdot C_{in}} + p$$

$k_1$

$$d = k_1 \cdot C_{out} + p$$

Load based formulation:

Gain based formulation:



$$d = c_1 \cdot E_{inv} \cdot \frac{C_{out}}{(1+b) \cdot C_{in}} + p$$

$l$


$$d = l \cdot g + p$$

$d$ : delay  
 $l$ : logical effort  
 $g$ : gain  
 $p$ : intrinsic delay


# Area vs Delay Centric

- |  |   |
|--|---|
| <ul style="list-style-type: none"><li>■ Load Based Paradigm<ul style="list-style-type: none"><li>• (load-based delay eq.)</li><li>• sized</li></ul></li><li>■ Know:<ul style="list-style-type: none"><li>◆ Size of each cell</li><li>◆ Total Area -&gt;<ul style="list-style-type: none"><li>– area centric</li></ul></li></ul></li><li>■ Don't know:<ul style="list-style-type: none"><li>◆ Wire loads</li><li>◆ Delay of each cell</li><li>◆ Delay of a path</li></ul></li><li>■ Estimation error is in the delay:<ul style="list-style-type: none"><li>◆ Local 'path based' property.</li></ul></li></ul> | <ul style="list-style-type: none"><li>■ Gain Based Paradigm<ul style="list-style-type: none"><li>• (gain based delay eq.)</li><li>• sizeless</li></ul></li><li>■ Know:<ul style="list-style-type: none"><li>◆ The delay of each cell.</li><li>◆ The delay of a path -&gt;<ul style="list-style-type: none"><li>– delay centric</li></ul></li></ul></li><li>■ Don't know:<ul style="list-style-type: none"><li>◆ Wire loads</li><li>◆ The area of each cell</li><li>◆ The total area</li></ul></li><li>■ Estimation error is in the area<ul style="list-style-type: none"><li>◆ Global property.</li></ul></li></ul> |
|--|---|


# Design Flow




# Power Levels (Gate Sizes)



# Library (Gain) Analysis




# Area and Load Calculation




$$C_1 = \frac{C_2}{g_1}$$

$$C_2 = \frac{C_3}{g_2} \quad C_3 = \frac{C_{out}}{g_3}$$

- Start at primary outputs/ register inputs.
- Much like static timing analysis.
- Incremental.



# Gain Calculation



$$G = \prod_{i=1}^N g_i = g_1 \cdot g_2 \cdot g_3 \cdot g_4 = \frac{C_2}{C_{in}} \cdot \frac{C_3}{C_2} \cdot \frac{C_4}{C_3} \cdot \frac{C_{out}}{C_4} = \frac{C_{out}}{C_{in}}$$

$$D = \sum_{i=1}^N d_i = d_1 + d_2 + d_3 + d_4$$

$$\text{Minimize } D \text{ such that: } G = \frac{C_{out}}{C_{in}}$$


$$d = l \cdot g + p = f + p$$

$$\text{Minimize } D = \sum_{i=1}^N f_i + \sum_{i=1}^N p_i \quad \text{Such that: } F = \prod_{i=1}^N f_i = \prod_{i=1}^N l_i \cdot \prod_{i=1}^N g_i = L \cdot \frac{C_{out}}{C_{in}}$$



Geometric

Solution:  $f_i = f$

# Example I



# Constant Delay Calculation



Inverter :

$$d = l \cdot g + p$$

$$\text{Set: } g_c = 3.6$$

$$\text{Calculate: } C_{out} = \frac{g_c}{C_{in}}$$

Measure :  $d_c$

Set :  $C_{out} = 0$

Measure :  $d_o = p$

$$\text{Calculate: } l \cdot g_c = d_c - p = f_c$$

Other gates :

$$l \cdot g = f_c$$


$$g_{nand} = 2.5$$

$$g_{nor} = 1.8$$

$$d_{c,nand} = l_{nand} g_{nand} + p_{nand}$$

# Discretization

- From gain-based model back to appropriate power levels
- There is an error in timing/load when ‘ideal’ power levels are not available.
  - ◆ Goal: Minimize this error.
  - ◆ Can be tuned to delay error or capacitance error.




[Kudva98]  
[Beefink98]

# Gain Based: Observations:

- Gain Based algorithms: A major improvement.
  - ◆ More homogeneous (global) algorithms and designs.
  - ◆ Can be better targeted for area and/or delay.
- Reveal inherent cell characteristics to optimization tools, leading to improved QOR
- Good library design is required to facilitate discretization step
- Ideally suited for operation within Physical Synthesis

# Placement Driven Buffering



# What to do About Long Wires?

- Add buffers
- Tune wire sizes
- Modify the placement to reduce them

# Placement Driven vs Logic Driven Buffer Insertion

- Logic driven buffer insertion focuses on logic topology and buffer sizing while assuming a statistical wire load model
- Placement driven buffering uses an existing placement as the fundamental constraint

# Placement Driven Buffer Insertion: Buffopt (IBM)

- Multiple buffer types
- Inverters
- Capacitance, Slew and Noise constraints
- Wire Sizing
- Simultaneous driver sizing
- High order interconnect delay and C<sub>effective</sub>
- Blockage handling

# How Do Buffers Help?


- Reduce delay
  - ◆ Wire delay quadratic in length
  - ◆ Buffers make delay essentially linear
  - ◆ Delay gate dominated, not wire dominated
- Fix other problems
  - ◆ Bad slews at sinks
  - ◆ Capacitance range violations
  - ◆ Noise induced by capacitance coupling

# How Does Wire Sizing Help?

- Highly resistive lines increase delay
- Wider wires or thick metal layers reduces resistance, but can increase capacitance
- For long interconnect, resistance reduction outweighs capacitance increase

# Simple Buffer Insertion Problem


Given: Source and sink locations, sink capacitances and RATs, a buffer type, source delay rules, unit wire resistance and capacitance



# Simple Buffer Insertion Problem

Find: Buffer locations and a routing tree such that slack at the source is minimized

$$q(s_0) = \min_{1 \leq i \leq 4} \{RAT(s_i) - delay(s_0, s_i)\}$$



# Fundamental Buffer Insertion

- Van Ginneken's dynamic programming algorithm
- Building block: **candidate** (Cap, slack)
  - ◆ Candidates for each node stored as a list
  - ◆ Each sink has one candidate
  - ◆ Propagate candidates up the tree
- Guarantees optimal solution
- Quadratic complexity


## Assumptions for the Basic Van Ginneken algorithm:

- Given a routing tree
- Given a set of potential insertion points
- Single buffer size
- No sink or driver sizing
- Linear gate delay model
  - ◆  $R_d C_{\text{down}} + K_d$
- Elmore wire delay model
  - ◆  $R_w (C_w/2 + C_{\text{down}})$

# Van Ginneken Extensions


- Multiple buffer types
- Inverters
- Capacitance, Slew and Noise constraints
- Wire Sizing
- Simultaneous driver sizing
- High order interconnect delay and C<sub>effective</sub>
- Blockage recognition

# Example




- Connect the end points of the net using a steiner route
- Add Candidate Nodes
- Final buffer solution is optimal for this route, and this set of candidate nodes.
- Other routes may produce better final solutions.
- Net routing topology is an input to Van Ginneken's algorithm

# Example




# How Many Candidates?

- Number of candidates seems to double with each additional node



- Prune candidate with worst slack when capacitances is greater or equal
- Linear number of candidates

## Pseudo Code:



**List = NULL;**

**For each node (bottom up traversal of graph)**

**{**

**augment each item in list with wire segment up to node**

**duplicate the list**

**for each element of the duplicate list**

**add a buffer at node**

**analyze each element in list**

**analyze each element in buffered (duplicate) list**


**pick best element of buffered list and delete the rest**

**new list is union of list and “best” element of buffered list**

**}**

**Pick best solution;**

# Example




- Node 1 processing: 2 evaluations, at most 2 candidates kept
- Node 2 processing: 4 evaluations, at most 3 candidates kept
- Node 3 processing: 6 evaluations, at most 4 candidates kept
- Node 4 processing: 8 evaluations, at most 5 candidates kept
- Node 5 processing: 10 evaluations, at most 6 candidates kept
- Node 6 processing: 12 evaluations, at most 7 candidates kept
  - ◆ Now pick the best one: Optimal solution




$$\text{Num\_evaluations} = 2 \sum_{i=1}^N i = (N)(N+1)$$

$$\text{Num\_candidates} \leq N + 1$$

# Merging Branches



Critical




Merge is additive

# Van Ginneken Algorithm Summary


- Good
  - ◆ Clever pruning controls # of candidates
  - ◆ Finds an optimal solution in quadratic time
  - ◆ Easily extended to cover a variety of important considerations (like multiple buffer types, wire sizing, polarity, slew, & capacitance constraints, etc.)
- Bad
  - ◆ Results depend on quality of route provided

## Example Route:


Critical: can not offload due to route



Different route leads to better solution




# Physical Synthesis Flow




## Example Route:


If still critical,  
add net weight



## Example Route:



# Multiple Buffer Types



- Instead of one buffer type, can choose from  $m$  power levels
- Generate  $m$  candidates instead of one
- Still optimal
- Complexity increase quadratic in  $m$

# Inverters

- Store candidates in “+” and “-” lists
  - ◆ + implies polarity preserved
  - ◆ - implies polarity reversed
- Adding inverter
  - ◆ Switches candidate in + list to - list
  - ◆ Switches candidate in - to + list
- Final result only chosen from + list

# Capacitance Constraints

- Each gate  $g$  can drive at most  $C(g)$  capacitance
- When inserting buffer  $g$ , check downstream capacitance.
- If it is bigger than  $C(g)$ , throw out candidate
- Increases efficiency

# Slew Constraints


- Similar to capacitance constraints
- When inserting buffer, compute slews to gates driven by buffer
- If any slew exceeds its target, throw out candidate
- Potential difficulty: computing slew accurately in bottom-up fashion

# Noise Constraints

- Each gate has acceptable noise threshold
- Compute cumulative noise for each wire via Devgan noise metric
- Throw out candidates that violate noise

Can avoid noise while optimizing timing!

# Wire Sizing:



For each node (bottom up traversal of graph)

{

    for each Wire Size

    {

        augment each item in list with **Sized wire segment**  
        duplicate the list

        for each element of the duplicate list

            add a buffer at node

        analyze each element in list

        analyze each element in buffered (duplicate) list

        pick best element of buffered list and delete the rest

        new list is union of list and “best” element of buffered list

    }

}

**Do Final pruning & Pick best solution;**


June 2002

DAC02 - Physical Chip Implementation


224

# Blockage Recognition


Delete insertion points that run over blockages




# Route Around Blockage



# Buffer Bays




# Routing Into Buffer Bays




# “Buffer Site”

- Similar to buffer bays, only exact buffer locations are pre-specified, not just areas
- Useful as a mechanism for IP blocks and microprocessor design
- Dummy cell that holds a buffer
- Not connected to any net
- Becomes buffer when assigned to a net
- Extra sites → decoupling caps
- Sprinkle sites throughout design
- Allocate percentage within macros


# Routing Into Buffer Sites




# Generate Steiner Tree




# Reduce Congestion and Coupling



# Reduce Congestion and Coupling



# Assign Buffers




## Comments about Buffering and Wire Sizing:

- Extremely critical: One of the highest leverage timing closure items
- There are extended provably correct algorithms for dealing with the problem.
- Steiner route & Blockage avoidance are mostly heuristic: Hot research area!

# Section Outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing Optimization

# Congestion Mitigation



# Sources of Congestion

- Placement Quality: Do we have a good relative ordering of cells?
- Placement Density: Do we have appropriate cell spreading?
- Preplacement of large cells: Is there a better location for these cells?
- Floorplan quality: Is this a good floorplan / hierarchy?
- Netlist complexity: Are some logic groupings inherently difficult to route
- Library characteristics: Do some cells block too much metal internally?


# Congestion Mitigation

- Constructive Avoidance
  - ◆ control global placement pin density: fewer pins per unit area means fewer wires per unit area
  - ◆ monitor congestion during placement and perform dynamic spreading
- Post placement fix up
  - ◆ remove problems from an already placed netlist


# Constructive Avoidance:

Characteristics:


- as placement is formed, take action to avoid problems
- between each step of the placement progression there is the potential to evaluate congestion and take action



Groute / Spread / Redo



Groute / Spread / Redo



Groute / Spread / Redo

... etc

# Constructive Avoidance Deficiencies:


- Depends on early estimates of congestion that may not be accurate enough to avoid all problems
- Post placement actions such as clock tree insertion, repowering, buffering, etc may add congestion too the design
- Guard banding with conservative “constructive avoidance” causes lose of performance and density

# Post Placement Congestion Mitigation

- Use production global router, not internal placement based global router
- Translate congestion values into density targets for placement regions
- Perform flow based circuit spreading
- Preserve relative logic ordering of cells

# Network Flow based Spreading

## ▲ Min-cost max-flow formulation





①  $i$  if  $b(i) > 0$ ,  
Cap( $e_{Si}$ ) =  $b(i)$   
Cost( $e_{Si}$ ) = 0


①  $i \not\in s, j \not\in t$ ,  
Cap( $e_{ij}$ ) = Infinity (Large Int)  
Cost( $e_{ij}$ ) =  $K$

①  $j$  if  $b(j) < 0$ ,  
Cap( $e_{jt}$ ) =  $-b(j)$   
Cost( $e_{jt}$ ) = 0

# Congestion Driven Circuit Spreading









June 2002

DAC02 - Physical Chip Implementation

246







# We've Talked About

- Placement algorithms
- Placement / Synthesis interaction
- Placement aware synthesis techniques
- The Constant Delay paradigm
- Physical Buffer insertion / Wire sizing
- Congestion Mitigation


# Let's Look at some Examples:




## Optimization Results



## Optimization Results



## Optimization Results



June 2002

DAC02 - Physical Chip Implementation

254

# Section outline

- Introduction
- Review material (timing and synthesis)
- Introduction to placement
- Placement algorithms
- Paradigms for placement-synthesis integration
- Placement aware synthesis techniques
- Congestion avoidance / mitigation techniques
- Routing optimization

# Routing Based Optimization: RBO (IBM)

# Routing based Timing Closure Issues

- Post Routing timing problems can be significant
  - ◆ affect design schedule
  - ◆ may be too numerous to fix manually
- Increasing design density can reduce cost, but it also increases wiring congestion
  - ◆ timing and signal integrity become more significant
  - ◆ available resource for manual fixup is limited
  - ◆ without automation may not be doable
- Rerouting with constraints may resolve some of the problems, but this process is slow

## Solution:

- Integrate global routing, detailed routing and timing correction
- Global routing is efficient enough to be run in an iterative timing closure loop
- Timing critical nets avoid scenic routes
- Non-critical nets that go scenic can be repowered and buffered prior to detailed routing

## Example Problem:



PDS Timing  
uses steiner wires - fast

ideal "Steiner" routes



Post PD Timing  
Catches this  
problem: Slow!

Timing deficient wiring  
solution

Force optimal use of  
wiring resource (e.g.  
critical paths get  
direct route)




RBO Timing Driven  
Routing sees this  
during global route  
stage: Fast!

Timing driven wiring  
solution


# Global Routing

Divides the entire chip into localized rectangular regions called tiles.

Compress several pin location in each tile to a single pin location



All the shapes, wires and open are represented in terms of global track capacity and usage.




# Global Routing


- Two step approach
  - ◆ Create the initial steiner routes
  - ◆ Compute the edge congestion's on the grid
  - ◆ Perform a rip-up reroute using shortest path algorithm to reduce the overall congestion of the design
- Advantages
  - ◆ Can communicate with detail router
  - ◆ Good correlation with final detail routing solution

# Routing Based Optimization

## Current Methodology



## RBO Methodology




June 2002

DAC02 - Physical Chip Implementation


262

# RBO Extraction Process

- Very fast
  - ◆ Excellent correlation with final 3D extraction
- Uses global routes for extraction
- Neighbor information probabilistically determined based on the global routing congestion information
- Based on extraction tables




Probability of having a neighbor =  
(#OccupiedTracks)/(#Capacity)  
= 2/4 = 0.5



## Timing Critical Nets: Without RBO




## Nets Routed with RBO flow




# RBO Results - Example 1

	Worst Slack	#Slack Violations	#Cap Violations	#Slew Violations	#Opens	#Loops
Steiner Estimates	-0.47	17	1	18		
XrLocal without RBO	-1.57	4687	14	128	50	87020
RBO Timing Closure (Global Routes)	-0.48	209				
Detailed routing with RBO	-0.43	14	18	1	54	

## Example 2: - Critical Net Routed Without RBO




## Example 2: Critical Net Routed With RBO



## Example 2 Results Summary

	Worst Slack	#Slack Violations	#Cap Violations	#Slew Violations	#Opens	#Loops
Final routing without RBO	-0.54	1224	33	270	0	1152
Using RBO	-0.29	909	32	274	0	1070

# PDS - RBO Integration






# Noise Detection and Avoidance:

- RBO (Detection)
  - ◆ Length Base
    - ☞ Initial selection includes length and slack threshold
    - ☞ Further pruning based on Worst Case Miller Timing
  - ◆ Switching Window based refinement
    - ☞ Pattern generation based on switching window overlaps
- RBO (Avoidance)
  - ◆ Long Net Spreading
  - ◆ Track Reordering
  - ◆ Incremental Placement Changes
  - ◆ Layer Assignment

# Noise Detection and Avoidance:

- Wire width selection
- Physical Synthesis
  - ◆ Integration
  - ◆ Fix Cap And Slew Violations with Global Routes
  - ◆ Interface to RBO
  - ◆ Noise Alleviation Resizing
  - ◆ Noise Aware Buffering

# Long Net Spreader



# Wrap Up

- Timing closure today is highly dependant on integrated tools.
- Tightly integrated Placement, Timing & Synthesis tools are available today from multiple vendors.
- Placement techniques are dominated quadratic techniques and partitioning
- Next on the list for integration are Routing and Signal integrity tools (happening now)
- These tools have a high degree of complexity. It takes large well funded DA organizations to compete in this space.

# Placement References

- C. J. Alpert, T. Chan, D. J.-H.\. Huang, I. Markov, and K. Yan, "Quadratic Placement Revisited", Proc. 34th IEEE/ACM Design Automation Conference, 1997, pp. 752-757
- C. J. Alpert, J.-H Huang, and A. B. Kahng, "Multilevel Circuit Partitioning", Proc. 34th IEEE/ACM Design Automation Conference, 1997, pp. 530-533
- U. Brenner, and A. Rohe, "An Effective Congestion Driven Placement Framework", International Symposium on Physical Design 2002, pp. 6-11
- A. E. Caldwell, A. B. Kahng, and I.L. Markov, "Can Recursive Bisection Alone Produce Routable Placements", Proc. 37th IEEE/ACM Design Automation Conference, 2000, pp 477-482
- M.A. Breuer, "Min-Cut Placement", J. Design Automation and Fault Tolerant Computing, I(4), 1997, pp 343-362
- J. Vygen, "Algorithms for Large-Scale Flat Placement", Proc. 34th IEEE/ACM Design Automation Conference, 1988, pp 746-751
- H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning", Proc. 35th IEEE/ACM Design Automation Conference, 1998, pp. 269-274
- S.-L. Ou and M. Pedram, "Timing Driven Placement Based on Partitioning with Dynamic Cut-Net Control", Proc. 37th IEEE/ACM Design Automation Conference, 2000, pp. 472-476
- C.M. Fiduccia and R.M. Mattheyses, A linear time heuristic for improving network partitions, Proc. ACM/IEEE Design Automation Conference. (1982) pp. 175 - 181.

# Synthesis References

- C.L. Berman, J. L. Carter, and K.F. Day. The Fanout Problem: From Theory to Practice. In Advanced Research in VLSI: Proceedings of the 1989 Decennial Caltech Conference, pages 69-99, 1989
- C. L. Berman, D. J. Hathaway, A. S. LaPaugh, and L. H. Trevillyan. Efficient Techniques for Timing Corrections. In International Symposium on Circuits and Systems, Pages 415-419, 1990
- F. Beefting, P. N. Kudva, D. S. Kung, R. Puri, and L. Stok. Combinatorial Cell Design for CMOS Libraries INTEGRATION, the VLSI Journal, 29:67-93, 2000
- W. Donath, P. Kudva, L. Stok, P. Villarrubia, L. Reddy, and A. Sullivan. Transformational placement and synthesis. In DATE, pages 194-201, 2000
- D. J. Hathaway, R.P. Abato, A.D. Drumm, and L.P.P.P . Van Ginneken. Incremental timing analysis. Technical report, IBM Corp., 1996. U.S. patent 5,508,937.
- D. Kung, P. Kudva, and A. Sullivan. A Gate Sizing Algorithm using Geometric Programming. In Proc. Of the International Workshop on Logic Synthesis, 1997
- T. Kutzschebauch and L. Stok. Regularity driven logic synthesis. In Proc of the Int. Conf. On Computer Aided Design, Nov 2000.
- P. Rezvani, A.H. Ajami, M. Pedram, and H. Savoj. LEOPARD: A Logical Effort based fanout Optimizer for Area and Delay. In IEEE/ACM International Conference on CAD, pages 516-519, 1999.
- L. Stok, M. Iyer, and A. Sullivan. Wavefront technology mapping. In DATE, pages 531-536, 1999
- D. S. Kung. A Fast Fanout Optimization for New-Continuous Buffer Libraries. In IEEE/ACM Design Automation Conference, pages 352-355, 1998

# DP Buffer Insertion References

- Buffer placement in distributed RC-tree networks for minimal Elmore delay van Ginneken, L.P.P.P. Circuits and Systems, 1990., IEEE International Symposium on , 1990 Page(s): 865 -868 vol.2
- Optimal wire sizing and buffer insertion for low power and a generalized delay model Lillis, J.; Chung-Kuan Cheng; Lin, T.-T.Y. Solid-State Circuits, IEEE Journal of , Volume: 31 Issue: 3 , March 1996 Page(s): 437 -447
- Buffer insertion for noise and delay optimization Alpert, C.J.; Devgan, A.; Quay, S.T. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 18 Issue: 11 , Nov. 1999 Page(s): 1633 -1645
- Buffer insertion with accurate gate and interconnect delay computation Alpert, C.J.; Devgan, A.; Quay, S.T. Design Automation Conference, 1999. Proceedings. 36th , 1999 Page(s): 479 -484
- Wire Segmenting For Improved Buffer Insertion Alpert, C.; Devgan, A. Design Automation Conference, 1997. Proceedings of the 34th Page(s): 588 -593
- Simultaneous routing and buffer insertion for high performance interconnect Lillis, J.; Chung-Kuan Cheng; Ting-Ting Y. Lin VLSI, 1996. Proceedings., Sixth Great Lakes Symposium on , 1996 Page(s): 148 -153

# Blockage Avoidance References

- Steiner tree optimization for buffers, blockages, and bays Alpert, C.J.; Gandham, G.; Jiang Hu; Neves, J.I.; Quay, S.T.; Sapatnekar, S.S. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 20 Issue: 4 , April 2001 Page(s): 556 –562.
- A fast algorithm for context-aware buffer insertion Jagannathan, A.; Sung-Woo Hur; Lillis, J. Design Automation Conference, 2000. Proceedings 2000 Page(s): 368 –373.
- Simultaneous routing and buffer insertion with restrictions on buffer locations Hai Zhou; Wong, D.F.; I-Min Liu; Aziz, A. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 19 Issue: 7 , July 2000 Page(s): 819 -824
- Maze routing with buffer insertion and wire sizing Minghorng Lai; Wong, D.F. Design Automation Conference, 2000. Proceedings 2000 Page(s): 374 -378
- Routing tree construction under fixed buffer locations Cong, J.; Xin Yuan Design Automation Conference, 2000. Proceedings 2000 Page(s): 379 - 384

# Interconnect Planning References

- A practical methodology for early buffer and wire resource allocation Alpert, C.J.; Jiang Hu; Sapatnekar, S.S.; Villarrubia, P.G. Design Automation Conference, 2001. Proceedings , 2001 Page(s): 189 -194
- An interconnect-centric design flow for nanometer technologies Cong, J. Proceedings of the IEEE , Volume: 89 Issue: 4 , April 2001 Page(s): 505 -528
- Buffer block planning for interconnect-driven floorplanning Cong, J.; Tianming Kong; Pan, D.Z. Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on , 1999 Page(s): 358 -363
- Provably good global buffering using an available buffer block plan Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A. Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on , 2000 Page(s): 104 -109
- Provably good global buffering by multiterminal multicommodity flow approximation Dragan, F.F.; Kahng, A.B.; Mandoiu, I.; Muddu, S.; Zelikovsky, A. Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific , 2001 Page(s): 120 -125
- Planning buffer locations by network flows Tang, X.; Wong, D.F.; International Symposium on Physical Design, April 2001 Page(s): 180-185
- Routability-Driven Repeater Block Planning for Interconnect-Centric Floorplanning Sarkar, P.; Sundararaman, V.; Koh, C.-K.; International Symposium on Physical Design, April 2001 Page(s): 186-191