



SIMPLE SWITCH



- Needs to perform switching function @ 100MHz clock frequency
- Packets consist of 4 bytes



- Input and output width is 1 byte or 8-bits
- ~~Range~~ Submissions (hand written is also allowed)

① Detailed design document

② Verilog code

③ Verification strategy

④ Switch latency