#### <u>Timing Analysis</u>

#### Timing Path Groups and Types

- Timing paths are grouped into path groups according to the clock associated with the endpoint of the path.
- There is a default path group that includes all asynchronous paths.
- There are two timing path types: max and min.
  - Path type: max reports timing paths that check setup violations.
  - Path type: min reports timing paths that check hold violations.
- Design Compiler works primarily on the most critical path in each path group.

#### Timing Path Groups and Types


group\_path [-weight weight\_value] [-critical\_range range\_value]
 -name group\_name [-from from\_list] [-through through\_list] [-to to\_list]

- Separates specific paths into a path group. Avoids some violating paths blocking others. Also for multiple critical paths to a single endpoint.
- The violations are multiplied by weight\_value to determine the cost.
   Allows important paths to be improved at the cost of less important ones.
   0.0 <= weight\_value <= 100.0 (default 1.0)</li>
- The critical\_range determines which paths other than the worst violator in the group will be optimized. All paths whose timing violation is within critical\_range of the worst violator are optimized. Often improves results with a cost of longer compile times.
- The variable compile\_default\_critical\_range may be used to change the default critical range. (0.0)

#### **Example:**

group\_path -name txclav\_out -to TXCLAV

# Timing Paths Example



```
source -echo -verbose ../../general_tcl/ppcec_libs.include.tcl
read_file -f verilog try.v
source -echo -verb ../../general_tcl/ppcec_general.include.tcl
create_clock clk -period 20000 -waveform {0 10000}
remove_driving_cell [get_ports clk]
set_clock_skew -propagated {clk}
set_dont_touch_network {clk}
set_false_path -from reset
set_input_delay -max 7500 -clock clk in1
set_input_delay -min 10 -clock clk in1
set_output_delay 6000 -clock clk -clock_fall {out1 out7}
set_output_delay 11000 -clock clk {out2 out6 out8}
set_output_delay 18000 -clock clk -clock_fall out3
set multicycle path -setup 2 -to out3
set_multicycle_path -hold 1 -to out3
set_output_delay 18000 -clock clk out4
set_multicycle_path -setup 2 -from in1 -to out4
set_multicycle_path -hold 1 -from in1 -to out4
set_output_delay 2000 -clock clk -clock_fall {out5}
set_load 0.2 [all_outputs]
set_resistance 100 [get_nets "*"]
report_timing -path full -input_pins -delay max -nworst 4 -
max_paths 10000 > try.timing_report
report_timing -path full -input_pins -delay min > try.timing_min
quit
```

Startpoint: in1 (input port clocked by clk)
Endpoint: out1 (output port clocked by clk)

Point	Incr	Path
<pre>clock clk (rise edge) clock network delay (propagated) input external delay in1 (in) i1/INPUT1 (iinvc) i1/OUTPUT1 (iinvc) out1 (out) data arrival time</pre>	0.00 0.00 7500.00 142.37 0.33 1469.09 14.66	0.00 7500.00 f 7642.37 f 7642.70 f 9111.79 r
<pre>clock clk (fall edge) clock network delay (propagated) output external delay data required time</pre>	10000.00 0.00 -6000.00	
data required time data arrival timeslack (VIOLATED)		-9126.45 

Startpoint: inl (input port clocked by clk)
Endpoint: outl (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) input external delay in1 (in) i1/INPUT1 (iinvc) i1/OUTPUT1 (iinvc) out1 (out) data arrival time	0.00 0.00 7500.00 247.42 0.33 865.39 14.66	0.00 7500.00 r 7747.42 r 7747.75 r 8613.14 f
clock clk (fall edge) clock network delay (propagated) output external delay data required time	10000.00 0.00 -6000.00	
data required time data arrival time		4000.00 -8627.80
slack (VIOLATED)		-4627.80

Startpoint: in1 (input port clocked by clk)
Endpoint: out2 (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) input external delay in1 (in) i2/INPUT1 (iinvc) i2/OUTPUT1 (iinvc) out2 (out) data arrival time	0.00 0.00 7500.00 142.37 0.33 1469.09 14.66	0.00 7500.00 f 7642.37 f 7642.70 f 9111.79 r
clock clk (rise edge) clock network delay (propagated) output external delay data required time data required time data arrival time	20000.00 0.00 -11000.00	20000.00
slack (VIOLATED)		-126.45

Startpoint: in1 (input port clocked by clk)
Endpoint: out3 (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) input external delay in1 (in)	0.00 0.00 7500.00 142.37 0.33	0.00 7500.00 f 7642.37 f
<pre>i3/INPUT1 (iinvc) i3/OUTPUT1 (iinvc) out3 (out) data arrival time</pre>	1469.09 14.66	9111.79 r
<pre>clock clk (fall edge) clock network delay (propagated) output external delay data required time</pre>	30000.00 0.00 -18000.00	30000.00
data required time data arrival time		12000.00 -9126.45
slack (MET)		2873.55

Startpoint: in1 (input port clocked by clk)
Endpoint: out4 (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated)	0.00	0.00
input external delay	7500.00	7500.00 f
in1 (in)	142.37	7642.37 f
i4/INPUT1 (iinvc)	0.33	7642.70 f
i4/OUTPUT1 (iinvc)	1469.09	9111.79 r
out4 (out)	14.66	9126.45 r
data arrival time		9126.45
clock clk (rise edge)	40000.00	40000.00
clock network delay (propagated)	0.00	40000.00
output external delay	-18000.00	22000.00
data required time		22000.00
data required time		22000.00
data arrival time		-9126.45
slack (MET)		12873.55

Startpoint: in1 (input port clocked by clk)

Endpoint: i8 (rising edge-triggered flip-flop clocked by

clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated)	0.00	0.00
input external delay	7500.00	7500.00 r
inl (in)	247.42	7747.42 r
i8/D (dffrpc)	0.26	7747.69 r
data arrival time		7747.69
<pre>clock clk (rise edge) clock network delay (propagated) i8/C (dffrpc) library setup time data required time</pre>	20000.00 1.57 0.00 -2012.22	20001.57 20001.57 r
data required time data arrival time		17989.35 -7747.69
slack (MET)		10241.67

Startpoint: i8 (rising edge-triggered flip-flop clocked by

clk)

Endpoint: out7 (output port clocked by clk)

Point	Incr	Path
<pre>clock clk (rise edge) clock network delay (propagated) i8/C (dffrpc) i8/Q (dffrpc) i9/INPUT1 (iinvc) i9/OUTPUT1 (iinvc) out7 (out) data arrival time</pre>	1.57 0.00	1.57 r 2355.16 f 2356.15 f 3840.50 r
clock clk (fall edge) clock network delay (propagated) output external delay data required time	10000.00 0.00 -6000.00	10000.00
data required time data arrival timeslack (MET)		-3855.16  144.84

Startpoint: i8 (rising edge-triggered flip-flop clocked by clk)

Endpoint: out8 (output port clocked by clk)

Point	Incr	Path
<pre>clock clk (rise edge) clock network delay (propagated) i8/C (dffrpc) i8/Q (dffrpc) i10/INPUT1 (iinvc) i10/OUTPUT1 (iinvc) out8 (out) data arrival time</pre>	0.00 1.57 0.00 2353.59 0.99 1484.35 14.66	2356.15 f 3840.50 r
<pre>clock clk (rise edge) clock network delay (propagated) output external delay data required time data required time data arrival time</pre>	20000.00 0.00 -11000.00	20000.00
slack (MET)		5144.84

Startpoint: in1 (input port clocked by clk)

Endpoint: i5 (positive level-sensitive latch clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) input external delay in1 (in) i5/D (itlripc) data arrival time	0.00 0.00 7500.00 247.42 0.34	0.00 7500.00 r 7747.42 r
<pre>clock clk (rise edge) clock network delay (propagated) i5/C (itlripc) time borrowed from endpoint data required time</pre>	0.00 0.97 0.00 7746.79	0.00 0.97 0.97 r 7747.76 7747.76
data required time data arrival time		7747.76 -7747.76
slack (MET)		0.00
Time Borrowing Information		
clk pulse width library setup time	10000.00 -1363.35	-
max time borrow actual time borrow	8636.65 7746.79	<del>-</del> -

Startpoint: i5 (positive level-sensitive latch clocked by

clk)

Endpoint: out5 (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) time given to startpoint i5/D (itlripc) i5/Q (itlripc) i6/INPUT1 (iinvc) i6/OUTPUT1 (iinvc) out5 (out) data arrival time	0.97 7641.73 0.00 1657.49	9300.20 f 9301.18 f 10830.52 r
clock clk (fall edge) clock network delay (propagated) output external delay data required time	10000.00 0.00 -2000.00	
data required time data arrival time		-10845.18 

Startpoint: i5 (positive level-sensitive latch clocked by

clk)

Endpoint: out6 (output port clocked by clk)

Point	Incr	Path
clock clk (rise edge) clock network delay (propagated) time given to startpoint i5/D (itlripc) i5/Q (itlripc) i7/INPUT1 (iinvc) i7/OUTPUT1 (iinvc) out6 (out)	0.97 7641.73 0.00 1657.49	9300.20 f 9301.18 f 10830.52 r 10845.18 r
data arrival time  clock clk (rise edge)  clock network delay (propagated)  output external delay  data required time	20000.00 0.00 -11000.00	20000.00
data required time data arrival time		9000.00
slack (VIOLATED)		-1845.18

# Timing Report Order

- 1. max paths before min paths
- 2. path groups in alphabetical order
- 3. paths ordered from worst timing to best timing within each group

# Min Timing Path Example

Startpoint: in1 (input port clocked by clk)

Endpoint: i8 (rising edge-triggered flip-flop clocked by clk)

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (propagated)	0.00	0.00
input external delay	10.00	10.00 f
in1 (in)	142.37	152.37 f
i8/D (dffrpc)	0.26	152.63 f
data arrival time		152.63
clock clk (rise edge)	0.00	0.00
clock network delay (propagated)	1.57	1.57
i8/C (dffrpc)	0.00	1.57 r
library hold time	11.69	13.26
data required time		13.26
data required time		13.26
data arrival time		-152.63
slack (MET)		139.37

#### Fixing Hold Time Violations

set\_fix\_hold clock\_list

- Used to fix hold time violations relative to the clock(s). Buffers will be added to lengthen the path as long as the setup constraint path is not violated.
- set\_cost\_priority can be used to give the min\_delay constraints higher priority. [Note: Hold-time violations are often circuit bugs; setup violations 'only' limit the operating frequency.]
- Min paths should be checked using both BCS and WCS libraries, if possible.

#### Example:

set\_fix\_hold [all\_clocks]