ECE6024	VLSI Verification Method	ologies	L T P J C
			2 0 0 4 3
Pre-requisite	ECE5017 Digital Design with FPGA		Syllabus version
01: ::			1.0
Course Objecti			
	various verification techniques.		
	bench using System Verilog.		
3. To develop U	VM test bench environment		
Expected Cour	se Outcome:		
The students will			
	the VLSI verification techniques.		
2. Define classes and create objects.			
1	m Verilog modules.		
	tion environment using System Verilog.		
	VM Verification environment.		
	e verification environment using UVM.		
o. Create reusabi	e vermeation environment using e vivi.		
Student Lear	rning Outcomes 1,14,17		
(SLO):			
1. Having an abil	ity to apply mathematics and science in e	ngineering appl	lications
	ility to design and conduct experiments, a	0 11	
	ability to use techniques, skills and mo		
engineering prac			8
Module:1 Veri	fication Techniques		4 hours
	Verification - Testing Vs Verification -	Verification Te	
1	de coverage – Functional coverage. Te		<u> </u>
	nch - Self-checking Testbench – Regression		
	0		
Module:2 Basi	c OOP		3 hours
	gy, Creating Object, object deallocation, o	copying objects	
	ance, Polymorphism		,, , , , , , , , , , , , , , , , , , , ,
		ı	_
1 7	em Verilog - Data Types &		6 hours
	cedural statements		
	System Verilog – Literal values-data Type		
	ypedef – user defined structures – Enun		
	ocedural statements and control flow - P	•	tem Verilog – Task and
functions – Rout	tine arguments - Returning from a routing	2	
		T	
	necting Testbench and Design		3 hours
	ce, Stimulus timing, Module interactions,		
self-checking tes	t environment – Generator, Transactor, I	Driver, Monitor	, Checker, Scoreboard
M - 1-1 5 D	denotes de la decembra de la decembr		2.1
	domization, Assertion and Coverage	onal acressa	3 hours
groups, Assertic	in system Verilog, Constraints, Functi	onar coverage,	, closs coverage, cover
810ups, 11sscruc	<i>7</i> 110		
M. 1.1. (FT :	1 77 '0' ,' 3 # .1 1 1		

Module:6 Universal Verification Methodology

Introduction to UVM - Verification components - Transaction level modeling

4 hours

Mod	dule:7 UVM - Verification Environments	5 hours		
	veloping reusable verification components - Using V	Verification components – Developing		
reus	able verification environment – Register classes.			
Ma	dule:8 Contemporary issues:	2 hours		
14100	duie.6 Contemporary issues.	2 nours		
	Total Lecture hours:	30 hours		
Ref	erence Books:			
	Vanessa R. Copper, "Getting started with UVM: A First Edition, 2013.	Beginner's Guide", Verilab Publishing,		
	Ray Salmei, "The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology" Boston Light Press; First edition, 2013.			
	Christian B Spear, "System Verilog for Verification: A guide to learning the Testbench language features", Springer publications, Third Edition, 2012.			
	Janick Bergeron, "Writing Testbenches using System Publications, 2006.			
Mod	de of Evaluation: CAT / Assignment / Quiz / FAT /	Project / Seminar		
List	of Challenging Projects (Indicative)	CO: 4, 6		
1.	Develop a system Verilog testbench to verify your DU i) Write the following blocks in system Verilog to a. Program Block b. Interface Block with clocking block and modpo c. Top Level Harness file which has the instance interface. ii) Develop the Generator, Transactor and Driver iii) Develop the self-checking feature by writing components for your DUT. iv) Simulate and verify the output.	JT by following the steps given below. verify your design ort e of your DUT, test program and the components for your DUT ag the receiver, monitor and checker		
	Define a packet class to encapsulate the packet in objects in the generator then send, receive and check packet objects for the given router IP. Follow the inthe task. Simulate and verify the output for the good covergroups and check the functional coverage is greater.	the correctness of the DUT using the structions given in the lab to complete RTL code and the faulty code. Include		
	de of evaluation:			
Rec	ommended by Board of Studies 05-03-2019	14.02.2040		

Approved by Academic Council

Date

14.03.2019

No. 54