

Memory Module

- * SRAM compiler
- * Memory architecture
- * Bitcell,
- * Edge cells, corner cells, tap cells
- * IO
- * Rowdec
- * Control
- * Top level

Bitcell:



↳ store 1 bit data : 0/1

↳ SRAM → 6T bitcell. → static, volatile

↳ Write / Read



↳ Foundary / Fab, not editable.

↳ Custom bitcell.



6T bitcell.

Parameters





WL=0, access transition - OFF

WL=0, access transition
Bitcell will continue to hold the data

$\alpha \quad \beta \quad \gamma$


BL/BLB to Vdd \Rightarrow Logic 1
 WL=1, access transistors \rightarrow ON
 $V_{dsL} = 1V$, $V_{dsB} = 0V$



Read Access & Pull down

$$P_d > A_{\text{Access}}$$

$$\underline{W_{pd} > W_{acc}}$$





Write operation

BL = data, BLB = data

WL=1


at Pn:





Write requirement : $Acc > Pu$
 write gets initiated / triggered where
 the fight betn pull up & access

$Pd > Acc > Pu$		
2	1.5	1
4	3	2



Memory-Design

1. Bitcell

2/

