

<b>ECE5029</b>	<b>VLSI TESTING AND TESTABILITY</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>J</b>	<b>C</b>
		<b>3</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>3</b>
<b>Pre-requisite</b>	<b>Nil</b>	<b>v 1.1</b>				
<b>Course Objective:</b>						
<p>The course is aimed to</p> <ol style="list-style-type: none"> <li>1. Model and simulate different types of faults in digital circuits at the gate level.</li> <li>2. Establish equivalence and dominance relationships of faults in a circuit.</li> <li>3. compare automatic test pattern generation algorithms with respect to search space, speed, fault coverage and other criteria.</li> <li>4. Handle design complexity, ensure reliable operation, and achieve short time-to-market using various testing methodologies.</li> </ol>						
<b>Expected Course Outcome:</b>						
After completion of the course students will be able to:						
<ol style="list-style-type: none"> <li>1. Model different fault models.</li> <li>2. Simulate faults and generate test patterns for combinational circuits.</li> <li>3. Apply scan based testing.</li> <li>4. Recognize the BIST techniques for improving testability.</li> <li>5. Understand boundary scan based test architectures.</li> <li>6. Analyse and apply the test vector compression techniques for memory reduction and fault diagnosis.</li> </ol>						
<b>Student Learning Outcomes (SLO):</b>		<b>1,17</b>				
<b>Module:1</b>	<b>Fault Modelling</b>	<b>6hours</b>				
Importance of Testing - Testing during the VLSI Lifecycle - Challenges in the VLSI Testing: Test Generation - Fault Models - Levels of Abstraction in VLSI Testing - Historical Review of VLSI Test Technology - Functional Versus Structural Testing - Levels of Fault Models - Fault Equivalence - Fault Dominance - Fault Collapsing - Check point Theorem - Delay Fault.						
<b>Module:2</b>	<b>Fault Simulation and Test Generation</b>	<b>7hours</b>				
Fault Simulation: Serial, Parallel, Deductive, Concurrent - Combinational Test Generations - ATPG for Combinational Circuits - D-Algorithm - Testability Analysis - SCOAP measures for Combinational Circuits						
<b>Module:3</b>	<b>Scan based Testing</b>	<b>7hours</b>				
Design for Testability Basics - Ad Hoc Approach - Structured Approach - Scan Cell Designs - Scan Architectures - Scan Design Rules - Scan Design Flow – Special Purpose Scan Designs - RTL Design for Testability.						
<b>Module:4</b>	<b>Built-in Self-Test</b>	<b>7hours</b>				
BIST Design Rules - Test Pattern Generation - Exhaustive Testing - Pseudo-Random Testing - Pseudo-Exhaustive Testing - Delay Fault Testing - Output Response Analysis - Logic BIST Architectures - BIST Architectures for Circuits with and without Scan Chains						

<b>Module:5</b>	<b>Boundary scan and Core based Testing</b>	<b>5hours</b>
Digital Boundary Scan (IEEE Std. 1149.1): Test Architecture and Operations - On-Chip Test Support with Boundary Scan - Board and System-Level Boundary-Scan Control Architectures.		
<b>Module:6</b>	<b>Test Compression and Compaction</b>	<b>6hours</b>
Test Stimulus Compression: Code-Based Schemes, Linear-Decompression-Based Schemes - Test Response Compaction.		
<b>Module:7</b>	<b>Fault Diagnosis</b>	<b>5hours</b>
Dictionary Based and Adaptive fault diagnosis.		
<b>Module:8</b>	<b>Contemporary issues:</b>	<b>2hours</b>
	<b>Total Lecture hours:</b>	<b>45hours</b>
<b>Text Book(s)</b>		
1.	Z.Navabi, Digital System Test and Testable Design, Springer, 2011.	
1.	Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen, VLSI Test Principles and Architectures, The Morgan Kaufmann, 2013.	
Mode of Evaluation:Continuous Assessment Test –I (CAT-I) , Continuous Assessment Test –II (CAT-II), Seminar / Challenging Assignments / Completion of MOOC / Innovative ideas leading to solutions for industrial problems, Final Assessment Test (FAT).		
Recommended by Board of Studies		28/02/2017
Approved by Academic Council		47 <sup>th</sup> AC      Date      05/10/2017