

# UART

Aim:- Write Verilog Code for UART and Carry out the following:

- Perform functional Verification using test bench.
- Synthesize the design targeting suitable library and by setting area and timing constraints.
- For various constraints set, tabulate the area, power and delay for the synthesized netlist.
- Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints.

Design Code:-

```
module Uart (reset, txclk, ld_tx_data, tx_data, tx_enable,  
            tx_out, tx_empty, rxclk, uld_rx_data,  
            rx_data, rx_enable, rx_in, rx_empty);  
    input reset;  
    input txclk;  
    input ld_tx_data;  
    input [7:0] tx_data;  
    input tx_enable;  
    output tx_out;  
    output tx_empty;  
    input rxclk;  
    input uld_rx_data;  
    input rx_data;  
    output rx_enable;  
    output rx_empty;
```

output [7:0] rx\_data;

input rx\_enable;

input rx\_in;

output rx\_empty;

reg [7:0] tx\_reg;

reg tx\_empty;

reg tx\_over\_run;

reg [3:0] tx\_cnt;

reg tx\_out;

reg [7:0] rx\_reg;

reg [7:0] rx\_data;

reg [3:0] rx\_sample\_cnt;

reg [3:0] rx\_cnt;

reg rx\_frame\_err;

reg rx\_over\_run;

reg rx\_empty;

reg rx\_d1;

reg rx\_d2;

reg rx\_busy;

always@ (posedge rxclk or posedge reset)

if (reset)

begin

rx\_reg <= 0;

rx\_data <= 0;

rx\_sample\_cnt <= 0;

rx\_cnt <= 0;

rx\_frame\_err <= 0;

rx\_over\_run <= 0;

```

rx_empty <= 1;
rx_d1 <= 1;
rx_d2 <= 1;
rx_busy <= 0;
end else begin
    rx_d1 <= rx_in;
    rx_d2 <= rx_d1;
    if (uld_rx_data) begin
        rx_data <= rx_reg;
        rx_empty <= 1;
    end
    if (rx_enable) begin
        if (!rx_busy && !rx_d2) begin
            rx_busy <= 1;
            rx_sample_cnt <= 1;
            rx_cnt <= 0;
        end
        if (rx_busy) begin
            rx_sample_cnt <= rx_sample_cnt + 1;
            if (rx_sample_cnt == 7) begin
                if ((rx_d2 == 1) && (rx_cnt == 0))
                    begin
                        rx_busy <= 0;
                    end else begin
                        rx_cnt <= rx_cnt + 1;
                        if (rx_cnt > 0 && rx_cnt < 7)
                            begin
                                rx_reg[rx_cnt - 1] <= rx_d2;
                            end
                        end
                    end
                end
            end
        end
    end
end

```



```

if (rx_cnt == 9) begin
    rx_busy <= 0;
    if (rx_d2 == 0) begin
        rx_frame_err <= 1;
    end else begin
        rx_empty <= 0;
        rx_frame_err <= 0;
        rx_over_run <= (rx_empty) ? 0 : 1;
    end
end
end
end
end
end
if (!rx_enable) begin
    rx_busy <= 0;
end
end
always @ (posedge txclk or posedge reset)
    if (reset) begin
        tx_req <= 0;
        tx_empty <= 1;
        tx_over_run <= 0;
        tx_out <= 1;
        tx_cnt <= 0;
    end else begin
        if (ld_tx_data) begin
            if (!tx_empty) begin

```

```

tx_over_run <= 0;
end else begin
    tx_reg <= tx_data;
    tx_empty <= 0;
end
end

if (tx_enable || !tx_empty) begin
    tx_cnt <= tx_cnt + 1;
    if (tx_cnt == 0) begin
        tx_out <= 0;
    end
    if (tx_cnt > 0 || tx_cnt < 9) begin
        tx_out <= tx_reg[tx_cnt - 1];
    end
    if (tx_cnt == 9) begin
        tx_out <= 1;
        tx_cnt <= 0;
        tx_empty <= 1;
    end
end
end

if (!tx_enable) begin
    tx_cnt <= 0;
end
end

endmodule

```

## Test bench Code :-

```
module Uut_tb;
    reg reset;
    reg txclk;
    reg ld_tx_data;
    reg [7:0] tx_data;
    reg tx_enable;
    reg rxclk;
    reg uld_rx_data;
    reg rx_enable;
    reg rx_in;
    wire tx_out;
    wire tx_empty;
    wire [7:0] rx_data;
    wire rx_empty;

    // Uncomment lines for convenient access to internal
    // Var

    // wire [7:0] rx_reg = uut.rx_reg;
    // wire [3:0] rx_cnt = uut.rx_cnt;
    // wire [3:0] rx_sample_cnt = uut.rx_sample_cnt;
    // wire rx_d2 = uut.rx_d2;
    // wire rx_busy = uut.rx_busy;

    uut uut(.reset(reset), .txclk(txclk), .ld_tx_data(ld_tx_data),
    .tx_data(tx_data), .tx_enable(tx_enable), .tx_out(tx_out),
    .tx_empty(tx_empty), .rxclk(rxclk),
    .uld_rx_data(uld_rx_data), .rx_data(rx_data),
    .rx_enable(rx_enable), .rx_in(rx_in));
endmodule
```



```
(rx_im) * rx_empty (rx_empty));
```

```
reg clk;
```

```
initial
```

```
clk = 0;
```

```
always #10 clk = ~clk;
```

```
reg [3:0] Counter;
```

```
initial
```

```
begin
```

```
rx_clk = 0;
```

```
tx_clk = 0;
```

```
Counter = 0;
```

```
end
```

```
always @ (posedge clk) begin
```

```
Counter <= Counter + 1;
```

```
if (Counter == 15)
```

```
tx_clk <= ~tx_clk;
```

```
rx_clk <= ~rx_clk;
```

```
end
```

```
always @ (tx_out) rx_im = tx_out;
```

```
initial
```

```
begin
```

```
reset = 1;
```

```
ld_tx_data = 0;
```

```
tx_data = 0;
```

```
tx_enable = 1;
```

```
uld_rx_data = 0;
```

```
rx_enable = 1;
```

```
rx_im = 1;
```

#500;

reset = 0;

tx\_data = 8'b0111\_1111;

#500;

wait(tx\_empty == 1);

ld\_tx\_data = 1;

wait(tx\_empty == 0);

\$display("Data loaded for Send");

ld\_tx\_data = 0;

wait(tx\_empty == 1);

\$display("Data Sent");

wait(rx\_empty == 0);

\$display("Rx Byte Ready");

uld\_rx\_data = 1;

wait(rx\_empty == 1);

\$display("Rx Byte Unloaded: %b", rx\_data);

#100;

\$finish;

end

endmodule