

STATIC TIMING ANALYSIS

SHORT NOTES

By
HARSHIT GUPTA


(Static timing Analysis)



Timing Analysis -> methodical analysis of a Digital circuit to determine if the timing constraints imposed by components or interfaces are met.

why timing analysis


- for timing performance of a design
- to make design free of timing violations.
- to analyse the effect of interconnect traces as technology shrinks.

ASIC flow methodology




BackendPriority :-

Timing Analysis




4 types of path in a chip -



- I → Reg to Reg
- II → I/O to Reg
- III → Reg to O/P
- IV → Pure Combinational I/P to O/P

A Typical path (Reg to Reg) -




Any path meant for timing -

- starts at source of the clock.
- ends at D pin of P/F.



Typical datapath in a chip -

Data transferred
one Reg to
another
so called
Reg transfer
level




- Data launched at Reg 1 and Captured at Reg 2
- Data launched at Reg 2 and Captured at Reg 3

Setup & hold time of a PIF




Setup equation




T : clk period
 T_g : combinational delay including wire delay

Launch clock



T_{c21} : clock to Q delay of FF1

capture clock



T_{se2} : setup time of FF2

T_{skew} : clock skew includes the wire delay

critical path
 \hookrightarrow path having maxⁿ delay

papergrid

Date: / /

1L launched and captured at 2C

2L " " " " 3C

$$T_{cq1} + T_g + T_{seq} \leq T + T_{setup} \quad \text{say } \times$$

(max) (min) (min)

$\therefore - T_{setup}$
 $(T_{setup})_{max}$

$$T \geq (T_{cq1} + T_g + T_{seq} - T_{setup})$$

This eqⁿ has to be valid for the critical path also


$$T_{system} \geq \times_{critical}$$

$$f_{system} \leq \frac{1}{(\times)_{critical}}$$

$$f_{system(max)} = \frac{1}{(\times)_{critical}}$$

\Rightarrow setup time governs, no clock freq but
 \Rightarrow hold time doesn't.

Hold equation



\rightarrow During capturing by the edge 2C, the 2nd data is already launched by the edge 1L. This 2nd launched data shouldn't affect the hold time requirement of FF2.

→ why hold time path delay shorter than setup time path delay
 there is always the option of lowering multi thr
 So design may work in lab if you are failing setup
 by a small amount but if hold violations, design will most likely fail

in register
 - $T_{skew}(min)$

$$T_{q1} + T_q \geq T_{skew} + T_{h2}$$


(min) (min) (max)

→ the T_{skew} helps to meet setup time but this increases the chance of hold violation.


→ There is no T_{min} in hold time eqn, so chip can have range of operating freq. (0 to f_{max})

but if T_{skew} in hold time eqn, particular freq. to be allowed to chip of freq.

temperature increases performance & low v_{dd} increase delay (low speed perform)




Analysis Corners :-



→ in order to make our chip to work in all possible conditions, we simulate it at diff corners of process, voltage and temp which is Date: / /

	slow corner	typ corner (typical)	fast corner
temp	1.6V, 125°C	1.8V	2.0V, 0°C
process	70°C, ^{for default} general	27°C	0°C, ^{for default} general
voltage	low v _{DD} increases delay		high v _{DD} decreases delay
performance	more prone to have setup violation		more prone to have hold violation


→ static timing checks are done at the worst combination of PVT (slow corner) and best combination of PVT (fast corner)



false path :-


- not a valid path for timing. etc.
- you need not worry to meet setup and hold constraints for this path.
- Ex:- (i) all asynchronous paths (clock - multi cycle independent)
- (ii) static paths (you need to decide) which static path to take
- (iii) non-functional paths. ~~static~~ false path

Static path :-





→ so declare all paths starting at Reset pin of the chip as false paths

Non-functional path :-





→ Tool does not analyse by seeing the exclusiveness of the select signal, so you need to explicitly declare the false path.

Multicycle path - path in which data launched from one flop is allowed to take more than one clock cycle to reach the dest destination flop.



effective clock edge
(capture when enable = 1)
(clock cycle increases)
Data captured after 5 clock cycles

hold check edge pair (b/w same edges)




enabled launch clock edge

(Setup check edge pair b/w alternate edges)

enabled capture clock edge


- Hold check is done b/w 1st captured data edge and 2nd launched edge data.
- Setup check is done b/w 1st launched and 1st captured clock edge.



- STA engine take max delays for setup and min delays for hold time
- for setup, slow corner
" hold, fast corner
- The clock uncertainty value is used accordingly to make it more worse for each case.

worst case scenario-

Setup



→ So in worst case we are applying - T_{thru} to effective time period and it is more tight for setup (-ve skew reduces setup time)


→ if there is no uncertainty then we will add uncertainty and the edge will be shifted left by some time.

{ Latch (level sensitive) → Transparent, when enable → 1
 } flip → edge triggered non transparent, enable → 0

papergrid



Date: / /

Hold



(ve skew) → moving right
 ↓
 degrades hold analysis


Latch Borrow Concept



So tool will calculate setup time 1 to 1''
 instead of 1 to 1'.
 (for FF #1 and Latch)


(for Latch to FF #2)
 1''-2 are no setup check pairs instead of 1'-2
 1'''-2 hold check pairs
 almost zero possibility of hold violation

clock gating :- famous technique for power savings



Case I:-

Case II



→ in Case II A should come before edge of clock i.e. setup time

So we have to check the setup and hold time of AND gate

AND gate is a combination circuit but we have to check the timing analysis for this because it is coming in path of clock gating.


→ A setup required of the combinational latch-en to A pin of AND gate w.r.t. the clk sig at B

→ we can also use time borrow concept.
if borrow = 0, then the eqn is:

$$T_{\text{eq}}(\text{latch}) + t_{\text{wire}} + T_{\text{setup}} \leq T/2$$


Input pin constraining -

→ specify external time to reach i/p pin w.r.t launching clock



→ specify setup for max delay
& hold for min delay


output pin constraining - specify how long the data shown from o/p pin will take to be captured w.r.t captured clk.



use max, min for setup and hold time

ON chip variation :-

- temp across the chip is not same
- ocv: it is an analysis made to handle this issue



#1 and #2 are placed for analysis

hold analysis

path #1 → min delay (datapath)


path #2 → max delay (cell path)


Setup analysis with ocv :- path #1 → max delay (datapath)

↓
to make setup tighter (clk path) path #2 → min delay

- Temp diff across chip can't be avoided / w/c so extreme max and min corners are more pessimistic.


- so library define ocv specific slow corners





$t_{pd} \rightarrow$ max^m time after which o/p gets stable

$t_{cd} \rightarrow$ min^m time after for o/p starts to change.






$$(t_{pd})_x = 50 \text{ ps}$$

$$(t_{cd})_x = 30 \text{ ps}$$

$$(t_{pd})_{ckt} = ?$$


$$(t_{cd})_{ckt} = ?$$



$$(t_{pd})_{ckt} = 4 \times t_{pd} = 200 \text{ ps}$$

$$(t_{cd})_{ckt} = 2 \times t_{cd} = 2 \times 30 = 60 \text{ ps}$$

Glitch -> single i/p transitions make multiple o/p transition called as glitch.




Aperture time \rightarrow setup time + hold time

\rightarrow setup time for critical path $\frac{0}{0}$ we have more clock


$$[t_{pcq} + t_{pd} + t_{setup} \leq T_c]$$

for hold time eqn, take shortest path



① STC : $t_{pcq} + t_{pd} + t_{setup} \leq t_b + T$

② HTC : $t_{pcq} + t_{pd} \geq t_b + t_{hold}$



① STC : $t_{pcq} + t_{pd} + t_{setup} \leq t_{invt}$

② HTC : $t_{pcq} + t_{pd} \geq t_{invt} + t_{hold}$

$$\underline{\text{slack}} = \text{Required time (Constraint)} - \text{Arrival time (Inputs and Delays)}$$

+ve slack \rightarrow timing met
 -ve " \rightarrow not met

$$\text{Setup time slack} = \frac{RT - AT}{\text{provided setup time}} - \text{required setup time}$$

$$\underline{\text{Hold time slack}} = \frac{\text{provided Hold time}}{\text{required hold time}} - 1$$

$$\text{min} (AT - RT) \text{ max} (\text{Delay in Data path}) - (\text{Delay in clk path})$$

$$\text{min} (\text{min Delay in clk path}) - (\text{max Delay in Data path})$$

\downarrow
 in clk path delay, we have to include clock period also.