

NOTES

VERILOG

Hardware Modeling Using Verilog

→ Design complexity increasing rapidly

- ① Increasing size and complexity
- ② Fabrication technology improving
- ③ CAD tools are essential
- ④ Conflicting requirements.

→ The present trend

① Standardize the design flow

② Emphasis on low-power design, and increased performance

Mosse's Law vs Exponential growth of no. of transistors
per unit area

→ Today technology → CMOS

↓
FinFET

Future vs Quantum.

→ Standardized design procedure vs starting from the design
idea down to actual implementation

Steps:-

- ① Specification
- ② Synthesis
- ③ Simulation
- ④ Layout
- ⑤ Testability analysis
- ⑥ and more.

→ Computer Aided Design (CAD) tool

① Based on hardware Description language (HDL)


② A CAD tool transforms HDL input into HDL output that contains detailed information about the hardware

③ Behavioral level to register transfer level

④ Register transfer level to gate level

⑤ Gate level to transistor level

⑥ Transistor level to layout level.



- Behavioral Design
- ① Boolean expression as truth table
 - ② Finite state machine behavior
 - ③ In the form of high-level algorithm

Data path design → Generate a netlist of register transfer level components, like register, adder, multiplier, multiplier.


~~Netlist~~ →

Logic design → Generate a netlist of gates / flip flop or standard cells

Design Representation

- A design can represent in different levels from three view points
- ① Behavioral
- ② Structural
- ③ Physical

→ conveniently expressed in Y shape



Behavioral Representations

- Specifies how a particular design should respond to a given set of input
- ① Boolean equations
- ② Table of input and output value
- ③ Algorithm written in standard HLL like C
- ④ Algorithm written in special HDL like Verilog or VHDL

eg Full adder → ① two operand input A and B

- ② a carry input c
- ③ a carry output C_y
- ④ a sum output s

$$\text{Boolean} \rightarrow S = A \oplus B \oplus C$$

$$C_y = AB + B.C + C.A$$

Verilog in terms of Boolean Expression

```
module carry (S, Cy, A, B, C);
```

```
input A, B, C;
```

```
output S, Cy;
```

```
assign S = A ^ B ^ C;
```


```
assign Cy = (A & B) | (B & C) | (C & A);
```

```
endmodule
```


Structural Representations

- ↳ specifies how components are interconnected
- ↳ interconnection of netlist
- ↳ Specified in various level
 - Module level
 - gate level
 - transistor level

g) A-4 Bit Ripple Carry adder.



Structure as



```
module add4([5,4]cy4, cyin, n[4]);
  input [3:0] n, y;
  input cy_in;
  output cy4;
  output [3:0]S;
  output [2:0] cy_out;
  add  B0 (cy_out[0], S[0], n[0], y[0], 4);
  add  B1 (cy_out[1], S[1], n[1], y[1], 4);
  add  B2 (cy_out[2], S[2], n[2], y[2], 4);
  add  B3 (cy_out[3], S[3], n[3], y[3], 4);

```

→ we already made this function. It is called instantiation as it makes hardware copy of module
(in we call function calling)


Physical Representations

- ↳ lowest level of physical specification → photomask information required by the various processing steps in the fabrication process.


→ Note: To describe a digital system as a set of modules. Modules are interconnected.


→ Two ways to specify a module

- Specifying its internal logic structure (structural representation)
- describing its behavior. (Behavioral Representation)



→ After specifying the system in Verilog we can do two things






How to Simulate Verilog Module

- ① Using a test bench to verify the functionality of a design coded in Verilog (called Design-under-Test or DUT), comprising of:
 - ② → A set of stimulus for the DUT
 - A monitor (which capture or analyses the outputs of the DUT).

②




Command in iVerilog

↳ a) ivarilog -o mysim example.v example-test.v
b) vvp mysim

To display the waveform

↳ gtkwave example.vcd

VLSI Design Styles



- VLSI Design Cycle
- ① System Specification
- ② Functional design
- ③ Logic design
- ④ Circuit design
- ⑤ Physical design
- ⑥ Design verification
- ⑦ Fabrication
- ⑧ Packaging, testing

Convert circuit description into a geometric description


- ① Partitioning, floorplanning and placement
- ② Routing
- ③ Static timing analysis
- ④ Signal integrity and crosstalk analysis
- ⑤ Physical verification and signoff

Various design styles →

- ① Programmable
 - ① FPGA
 - ② Gate array
 - ③ Standard cell (semi-custom design)
 - ④ Full custom design

} ASIC

Xilinx XC4000



Configurable logic block.

- Two 4-input function generator
 - implemented using look-up table using 16x1 RAM
- Two 1-bit register
 - using flip-flop independent clock polarities

Look-up table (LUT)

① Combinational output can be stored

in ~~SRAM~~ 16x1 SRAM look-up table in CLB

② Capacity is limited by no of inputs


LUT Mapping eg

$$f = A'B + B'C, D$$

>Create truth table of 4 variable

Load output in SRAM

Apply input and get output



→ Use LUT such a way that delay is minimum

Gate Array → Come after FPGA

↳ it is view in speed of prototyping capabilities.

design implementation → FPGA is done by user programming

gate array is done with metal mask design and process

five step manufacturing

① ~~gates~~ developed transistor array but not interconnected.

② Based on ~~at~~ design, the transistor connect

↳ So, utilization of hardware is more than FPGA

→ Speed is higher

55


Vhdl features

In VHDL, the basic unit of hardware is called module

→ Module cannot contain definition of other module

→ Module can be instantiated with another module

eg. Module



copy of M2 and M3,
because these modules are
physical parameter

→ Instantiation allows the creation of hierarchy
in VHDL description

Module syntax

module module_name (list of ports);


 input and output declaration

 local net declaration

 parallel statements

end module

A B C → Input ports



of module simple_and(f, n, y);

 input n, y;

 output f;

 assign f = n & y;

end module

S C → Output ports

↳ So, this is the behavioural
description. So synthesis tool will
decide how to realize f

- ① SIMPLE AND
- ② NAND with NOT gate

e.g. we A 2-level Combinational Circuit

Module - two-level (a, b, c, d, f)

input a, b, c, d ;

output f ;

wire t_1, t_2 ;

assign $t_1 = a \& b$;


assign $t_2 = \sim(c \& d)$;

assign $f = \sim(t_1 \& t_2)$;

endmodule

→ This is also a behavioral description.

→ One possible gate level realize is shown.



using intermediate line.

Note:- The 'assign' statement represents continuous assignment, whereby the variable on the LHS get updated whenever the expression on the RHS changes

Assign variable = expression;

→ LHS → "net" type variable, typically a "wire";

→ RHS can both "register" or "net" variable.

→ The "assign" statement models behavioral design style and typically used to model combinational circuits


Data type in Verilog

1) Net

• Must be continuous driver

• Can't be used to store value

• Used to model connections b/w continuous assignments and instantiation.



wire Sbar

assign Sbar = ~S

2) Registers

- Retains last value assigned to it
- Often used to represent storage elements but sometimes it can translate to combinational circuits also

→ NET
① Nets represents connection b/w hardware elements
② Nets are continuously driven by the output of the devices they are connected to

a net is continuously driven by the output of the AND gate

③ Net uses 1 bit values by default unless they are explicitly declared explicitly as vector
→ by default value is "2" (High impedance state).

→ ④ Net datatype supports → wire, wire, word and tri, supply0, supply1, etc

→ wire and tri are equivalent when there are multiple drivers driving them, the driver outputs are shorted together.

→ 'two' and 'nand' inserts an OR and AND gate respectively at the connection.

→ 'Supply0' and 'Supply1' model power supply connection

→ Netwires wire net are most common.

module use-wire (A,B,C,D,f);

input A,B,C,D;


output f;

wire f; // net f declared as 'wire'

assign f = A & B;

assign f = C | D;

endmodule



module use-wire (A,B,C,D,f);

input A,B,C,D;


output f;

wand f;

assign f = A & B;

assign f = C | D;

endmodule



module using_supply_wire (A,B,C,f);

input A,B,C;

output f;

supply0 gnd;

supply1 vdd;

nand f1 (#1, vdd, A,B);

nor f2 (#2, C, gnd);

and f3 (#3, f1, #2);

endmodule

→ Supply0 and Supply1 has high signal strength.

Data Values and Signal Strengths

→ Verilog supports 4 value levels and 8 strength level + model the functionality of the real hardware

→ Strength levels are typically used to resolve conflicts b/w signal drivers of different strengths in real circuits

value level → 0 → Logic 0 state
1 → " 1 "

X → unknown logic state

Z → High impedance logic state

At initialization → all unconnected nets are set to 'Z'
→ All register variables set to "X"

→ If two signals of unequal strengths get driven on a wire, the stronger signal will prevail.

Register Data type

→ a 'register' can hold a value.

→ It does not necessarily mean that it will map to a hardware register during synthesis.

→ Combinational circuit specifications can also use register type variable.

- Register Data type
- ① reg -
 - ② integer - used for loop counting
 - ③ real - used to store floating point no.
 - ④ time - keep track of simulation time


"reg" datatype

- Default value of a "reg" datatype is "X".
- It can be assigned a value in synchronism with clock or when otherwise.
- The declaration explicitly specifies the size (^{if default}_{is 1-bit})

$$A = B + C;$$

$$A \leftarrow B + C;$$

here, A is "reg" type



- Treated as unsigned number in arithmetic expression
- Must be used in case of → counters, shift registers etc

Module simple_counter(clk, rst, count);

```
input clk, rst;
output [31:0] count;
reg [31:0] count;
```

```
always @ (posedge clk)
begin
```

$$\text{if } (\text{!rst})$$


$$\text{count} = 32'bo;$$

else

$$\text{count} = \text{count} + 1;$$

end

endmodule



For 32bit counter with asynchronous reset

→ always @ (posedge clk or posedge rst)

"integer" data type

- It is a general purpose register data type used for manipulating quantities
- More convenient to use in situations like loop counting than "reg".

- It is treated as 2's complement signed integer in arithmetic expression.
- By default size is 32 bits; however, the synthesis tool tries to determine the size using data flow analysis.

→ e.g.

```
wire [15:0] x, y;
integer c;
c = x + y;
```

• size of c can be deduced to be 17 (8 bit + carry)

"real" data type

- Used to store floating point no.
- When a real value is assigned to an integer, the real no. is rounded off to the nearest integer.

```

 $\Sigma x \rightarrow \text{real } e, p_i;$ 
initial
begin
     $e = 2718;$ 
     $p_i = 3.14 \cdot 159 \cdot 10^{-2};$ 
end
integer n;
initial
     $n = p_i // n \rightarrow \text{get value } 3$ 

```

"time" datatype

- In verilog, simulations is carried out with respect to a logical clock called simulation time
- The "time" datatype can be used to store simulation time
- The system function "\$time" gives the current simulation time

```


eg:
time curr_time;
initial
    curr_time = $time;

```

Vectors

- Nets or "reg" type variable can be declared as vectors, of multiple bit widths. → 16 bit width is not declared, default size is 1-bit
- Vector are declared by specifying range [range1 : range2]


most significant bit least significant bit



→ Part of vector can be addressed and used in an expression.

eg → reg [31:0] IR;
 reg [5:0] opcode;
 reg [4:0] reg1; reg2; reg3;
 reg [10:6] offset

$$\begin{aligned}
 \text{opcode} &= IR[31:26] ; \\
 \text{reg1} &= IR[25:21] ; \\
 \text{reg2} &= IR[20:16] ; \\
 \text{reg3} &= IR[15:11] ; \\
 \text{offset} &= IR[10:0] ;
 \end{aligned}$$



We can do also
 $sum = IR[23:21] + IR[20:16]$

Multi-dimensional Arrays and Memories

→ Multi-dimensional arrays of any dimension can be declared in Verilog.


e.g.: - `reg [31:0] reg_bank [15:0]; // 1632-bit registers`

`reg_bank [8:7]`

↓

32 bit value

`integer mathtt [7:0][15:0];`

→ Memory Model  → Each memory of the array is addressed by single array index.

`reg mem_bit [0:2047]; // 2K 1bit words`

`reg [15:0] mem_word [0:1023]; // K 16-bit words`

Specifying Constant Values

→ A constant value may be specified in either the sized form or the unsized form.

→ Syntax of sized form:-

`<size>'<base><number>`

} integer / real type
data type expression
in unsized form.

e.g.: - `4'b0101 // 4-bit binary num. 0101`

`'60 // Logic 0 (1bit)`

`12'hB3C // 12-bit num. 1011 0011 1100`

`12'h8XF // 12-bit num. 1000 xxxx 1111`

`25 // signed no. in 32 bits (Size is not specified)`

Parameter

→ A parameter is a constant with a given name.

→ we can't specify the size of parameter.

→ The size gets decided from the constant value itself; if size is not specified, it is taken to be 32 bits.

e.g. parameter `H1 = 25, L0 = 5;`
parameter `up = 2b'00, down = 2b'01, steady = 2b'10,`

/ Parameterized design : an N-bit counter

```
module counter( clear, clock, count);
    parameter N = 7;
    input clear, clock;
    output [0:N] count, reg [0:N] count;
```

always @ (posedge clock)

begin
if (clear)
count = 0;

else
count <= count + 1;

endmodule

Predefined Logic gates in Verilog

→ Verilog provides a set of predefined logic gates.

→ Can be instantiated within a module to create a structured design.

→ The gates responds to logic gates (0,1,x, n/z) in a logical way.

2 input AND

$$0 \& 0 = 0$$

$$0 \& 1 = 0$$

$$1 \& 1 = 1$$

$$1 \& X = X$$

$$0 \& X = 0$$

$$1 \& Z = X$$

$$Z \& X = X$$

2 input OR

$$0 \mid 0 = 0$$

$$0 \mid 1 = 1$$

$$1 \mid 1 = 1$$

$$1 \mid X = 1$$

$$0 \mid X = X$$

$$1 \mid Z = X$$

$$Z \mid X = X$$

2 input EXOR

$$0 \wedge 0 = 0$$

$$0 \wedge 1 = 1$$

$$1 \wedge 1 = 0$$

$$1 \wedge X = X$$

$$0 \wedge X = X$$

$$1 \wedge Z = X$$

$$Z \wedge X = X$$


List of Primitive Gates

① and G (out, in1, in2);

↳ no. of input can be arbitrary.

+

and G (a, b, c, d, e, 16)
 ↳ output
 ↳ input



② nand G (out, in1, in2);

③ or G ();

④ nor G ();

⑤ xor G ();

⑥ xnor G ();

⑦ not G (out, in);




⑧ bvb G (out, in);

⑨ bufif0 G (out, in, ctrl);

⑩ bufif0 G (out, in, ctrl);

⑪ bufif0 G (out, in, ctrl);

⑫ bufif1 G (out, in, ctrl);



↳ if ctrl=1, out = in
 = 0, out = 2




Some restriction when instantiating primitive gates

- The output port must be connected to a net (e.g. wire)
- ✓ An 'output' signal is a wire by default, unless explicitly declared as a register
- The input ports may be connected to nets or register type variable
- When instantiating a gate, an optional delay may be specified:
 - ↳ Used for simulation
 - ↳ Logic synthesis tools ignore the time delay

e.g. and #5 g1 (b,a,B) ;

↳ this delay has no meaning in synthesis purpose.

time scale 10ns/1ns
 module exclusive or (f, a, b);
 input a, b;
 output f;
 wire t1, t2, t3;
 nand #5 m1 (t1, a, b);
 and #5 m2 (t2, a, !t1);
 and #5 m3 (t3, !t1, b);
 nor #5 m4 (f, t2, t3);
 endmodule



The 'timescale' directive

- Often in a single simulation, delay values in one module need to be specified in terms of some input unit, while those in some module needs to be specified in terms of some other time unit.

* Syntax :-

'timescale <reference_time_unit>/<time_precision>'

specifies the unit measurement of time

specifies the precision

+ 'timescale 10ns/1ns

Reference time unit Simulation precision

#5 as delay means → 50ns

time units → s (seconds), ms (millisecond), us, ns, ps, fs

Specifying connectivity during instantiation

→ When a module is instantiated within another module, there are two ways to specify the connectivity of the signal lines between the two modules.

① Positional association.

The parameters of the module being instantiated are listed in the same order as in the original module description.

② Explicit association

→ The parameters of the module being instantiated are listed in arbitrary order.
→ Chances of error is less.

e.g. → Positional association

↓
module technician;

reg x1, x2, x3, x4, x5, x6; wire OUT;
example DUT(x1, x2, x3, x4, x5, x6, OUT);

initial

begin

end

endmodule. m1 x1 x3 x4 x5 x6 OUT.

Module example (A, B, C, D, E, F, Y);

End module

Explicit association

```
module techbench;
    reg X1, X2, X3, X4, X5, X6; wire OUT;
    example DUT (.OUT(Y), .X1(A1), .X2(B), .X3(C),
                  .X4(D), .X5(E), .X6(F));
endmodule
```

initial

begin

end
endmodule

Hardware Modeling Issues

- the value computed can be assigned to
 - a "wire"
 - a latch (level triggered)
 - a flip-flop (edge-triggered storage cells)
- A variable in verilog can be either "net" or "register"
 - A "net" data type always maps to a "wire" during synthesis.
 - A "register" data type maps either to a "wire" or "storage cell" depending upon the content under which a value is assigned.

```
module reg_maps_to_wire (A,B,C,f1,f2);
```

input A,B,C;

output f1,f2;

wire A,B,C;

reg f1,f2;

always @ (A or B or C) // this block will execute if A or B or C changes its state

begin


f1 = ~ (A & B);

f2 = f1 ^ C;

end

endmodule

→ Note:- The synthesis system will generate a wire for f1.




Now change the block :-

begin

f2 = f1 ^ f2

f1 = ~ (A + B)

end



→ Note:- The synthesis system will generate a wire for f1 and a storage cell for f2. (f1 is generated by the synthesis system, f2 is generated by the synthesis system)

Another example

```
module simple_latch (data,load,d-out);
```

input data, load;

output d-out;

wire f;

always @ (load or data)

```

begin
  16 (!load)
    t = data;
    dout = !t; → Here 'if' statement is not execute
      then data should maintain then in
      the 't' and latch is be created.
    end
endmodule

```

Note:- The "else" part is missing so a latch will be generated for 't'

VHDL Operators

Arithmetic Operators

Unary	Binary	
$+A$	$A + B$	$+$ unary (sign) plus
$-B$	$A * B$	$-$ unary (sign) minus
$-(A+B)$		$+$ binary plus
		$-$ binary minus
		$*$ multiply
		$/$ divide
		$\%$ modulus
		$**$ exponential

Logical Operators

- ! logical negation
 - \wedge logical AND
 - \vee logical OR
- The value 0 is treated as logic false while any non-zero value is treated as TRUE.
- Logical operator return 0(False) or 1(True)

Relational Operators

- ① \neq not equal
- ② $=$ equal
- ③ \geq greater and equal
- ④ \leq less and equal
- ⑤ $>$ greater
- ⑥ $<$ less

Bitwise Operators


\sim	bitwise NOT
$\&$	$b \text{ } A$ AND
\mid	$"$ OR
\wedge	$"$ exclusive OR
$\sim\wedge$	$"$ exclusive NOR

eg. -
wire a,b,c,d,b1,b2;
assign b1 = $\sim a \mid b$;
assign b2 = $(a \wedge b) \mid (c \wedge d)$;

→ Bitwise operator operates on bit and return a value that is also a bit


Reduction Operator :-

Reduction operator accepts a single word operands and produce a single bit as output.



wire [3:0] n; wire y;
assign y = &n;

reduction
OP



Reduction operators

$\&$	bitwise AND
\mid	bitwise OR
$\sim\&$	$b \text{ } A$ NAND
$\sim\mid$	$"$ NOR
\wedge	$"$ XOR
$\sim\wedge$	$"$ XNOR

wire [3:0] a,b,c;
wire b1,b2,b3;
assign a = $4'b0111$;
assign b = $4'b1100$;
 $c \equiv 4'b0100$;
assign b1 = $\sim a \wedge b$;
assign b2 = $a \wedge \sim b$; $\rightarrow 0$
assign b3 = $\sim a \wedge \sim b$; $\rightarrow 1$

// An 8-bit adder description

```
Module parallel_adder ( sum, count, in1, in2, cin );
    input [7:0] in1, in2,
    input cin;
    output [7:0] sum;
    output cout;
```

Assign #20 {cout, sum} = in1 + in2 + cin;
end module.

Operator Precedence

+ - ! ~	↑ Precedence increases
**	
<< >> >>>	
<= <<= > >=	
== != === !==	
& ~&	
~	
/ ~\	
!!	
? :	


== } check for equality: a == b
!= } a: 101X
 b: 1010

↳ True for this case

== } 'check for exact equality

↳ a == b
a: 101X Only this it
b: 1010 will true.

Verilog Modeling Example



Example 1 → Hierarchical description of a 16-to-1 multiplexer


- Using pure behavioral Modeling
- Structural modeling using 16-to-1 multiplexer specified using behavioral model.
- Make structural modeling of 4-to-1 multiplexer using behavioral modeling of 2-to-1 multiplexer.
- Make structural gate-level modeling of 2-to-1 multiplexer, to have a complete structural hierarchical description.

Version 1:- Using pure behavioral Modeling

```
module mux16to1( in, sel, out )
    input [15:0] in;
    input [3:0] sel;
    output out;
    assign out = in[sel];
endmodule
```

Version 4:- Structural modeling of 2to1 mux

```
Module mn2t01(in, sel, out);
    input [1:0] in;
    input sel;
    output out;
    wire t1, t2, t3;
    NOT G1(t1, sel);
    AND G2(t2, in[0], t1);
    AND G3(t3, in[1], sel);
    OR G4(out, t2, t3);
Endmodule
```



Example 2

Version 1:- Behavioral description of a 16-bit adder

- Generation of status flag
- Sign :- whether the sum is negative or positive
- Zero :- whether the sum is zero
- Carry :- whether there is a carry out of the last stage
- Parity :- whether the no. of 1's in $\sum_{i=0}^{15}$ is even or odd.
- Overflow :- whether the sum cannot fit in 16 bits.

```
Reset module ALU(x, y, z, sign, zero, carry, parity, overflow);
    input [15:0] x, y;
    output [15:0] z;
    output sign, zero, carry, parity, overflow;
    assign {carry, z} = x + y;
    assign zero = ~z;
    assign parity = ~z[15];
    assign sign = z[15];
    assign Overflow = (x[15] & y[15] & ~z[15]) | (~x[15] & ~y[15] & z[15]);
Endmodule
```


$$\text{Overflow} \rightarrow n.y.z + \bar{n}.y.z$$

```
Module alutest;
    reg [15:0] x, y;
    wire [15:0] z, sum, cy, p, v;
    ALU DUT(X, Y, Z, S, ZR, CY, P, V);
    initial
        begin
            $dumpfile("alu.vcd");
            $dumpvars(0, alutest);
            $monitor("%$time, X=%h, Y=%h, S=%b, Z=%b, CY=%b, P=%b, V=%b",
                    P=z[15], V=z[15], X, Y, Z, ZR, CY, P, V);
            #5 X = 16'h8666; Y = 16'h8000;
            #5 X = 16'hfffe; Y = 16'h0002;
            #5 X = 16'hAAAA; Y = 16'h5555;
            #5 $finish;
        end
    endmodule
```

Simulation output

```
0 X=xxxx, Y=xxxx, Z=xxxx, S=x, Z=K, CY=x, AX, V=x,
5 X=8666, Y=8000, Z=0ff6, S=0, Z=0, CY=1, P=1, V=1,
10 X=ffff, Y=0000, Z=0000, S=1, Z=1, CY=1, P=1, V=0,
15 X=aaaa, Y=5555, Z=ff66, S=1, Z=0, CY=0, P=1, V=0,
```

Version 2 :- Structural description of 16 bit adder using 4bit adder block (with ripple carry block)



```

module ALU(X,Y,Z, Sign, Zew, Carry, Parity, Overflow);
    input [15:0] X,Y;
    output [15:0] Z;
    output Sign, Zew, Carry, Parity, Overflow;
    wire C[3:1];
    assign Sign = Z[15];
    assign Zew = ~Z;
    assign Parity = ~^Z;
    assign Overflow = (X[15]& Y[15]&~Z[15]) |
        (~X[15]& ~Y[15]& Z[15]);
endmodule

```

```

adder4_A0(Z[3:0], C[], X[3:0], Y[3:0], l'bb);
adder4_A1(Z[7:4], C[2], X[7:4], Y[7:4], S[7]);
adder4_A2(Z[11:8], C[3], X[11:8], Y[11:8], C[2]);
adder4_A3(Z[15:12], carry, X[15:12], Y[15:12], C[3]);
endmodule.


```

```

module adder4(S, cout, A, B, cin)
    input [3:0] A, B;
    input cin;
    output [3:0] S; output cout;
    assign {cout, S} = A + B + cin;
endmodule

```

Version 3



```

module adder4(S, cout, A, B, cin);
    input [3:0] A, B; input cin;
    output [3:0] S; output cout;
    wire C1, C2, C3;

```

```

fulladder FA0(S[0], C1, A[0], B[0], cin);
fulladder FA1(S[1], C2, A[1], B[1], C1);
fulladder FA2(S[2], C3, A[2], B[2], C2);
fulladder FA3(S[3], cout, A[3], B[3], C3);
endmodule

```

```

module fulladder(S, cout, a, b, c);
    input a, b, c;
    output S, cout;
    wire S1, C1, C2;
    assign G1 = S1 & a & b;
    assign G2 = S1 & a & ~b;
    assign G3 = S1 & ~a & b;
    assign G4 = S1 & ~a & ~b;
    assign C1 = G2 | G3;
    assign C2 = G4 | C1 & c;
    assign S = G1 | C2;
    assign cout = C2 & c;
endmodule

```

```

    assign G1 = S1 & a & b;
    assign G2 = S1 & a & ~b;
    assign G3 = S1 & ~a & b;
    assign G4 = S1 & ~a & ~b;
    assign C1 = G2 | G3;
    assign C2 = G4 | C1 & c;
    assign S = G1 | C2;
    assign cout = C2 & c;
endmodule

```

Version 4 :- Structural Modeling of carry lookahead Adder

Note:- Generation of delay of an n-bit ripple carry adder is proportional to n.

how its work?

- generate the carry signal parallelly of various stages
- Time Complexity = O(1) but hardware complexity increases.

For i th stage \rightarrow we define

① carry generate

$$g_i = A_i \cdot B_i$$

② carry propagate

$$p_i = A_i \oplus B_i$$



$g_i = 1$ represents the condition when carry is generated in stage i independent of the other stages

$p_i = 1$ represents the condition when an input carry c_i will be propagated to the output carry C_{i+1} .

$$C_{i+1} = g_i + p_i \cdot c_i$$

$$\begin{aligned} C_{i+1} &= j_i + p_i c_i = g_i + p_i (g_{i-1} + p_{i-1} c_{i-1}) \\ &= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1} \\ &= g_i + p_i g_i + p_i p_{i-1} (g_{i-2} + p_{i-2} c_{i-2}) \\ &= g_i + p_i g_i + p_i p_{i-1} g_{i-2} + p_i p_{i-1} p_{i-2} c_{i-2} \dots \\ &= \dots \end{aligned}$$

$$C_{i+1} = g_i + \sum_{k=0}^{i-1} g_k \prod_{j=k+1}^i p_j + c_0 \prod_{j=0}^i p_j$$

Generation of the Carry and Sum bits

$$S_0 = g_3 + g_2 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + c_0 p_0 p_1 p_2 p_3$$

$$C_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + c_0 p_0 p_1 p_2$$

$$C_2 = g_1 + g_0 p_1 + c_0 p_0 p_1$$

$$C_1 = g_0 + c_0 p_0$$

$$S_0 = A_0 \oplus B_0 \oplus C_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$

→ module adderv4(S[3:0]out, A[3:0]in,

input [3:0]A, B; input cin;

output [3:0]S; output cout;

wire [3:0]g0, g1, g2, g3, p0, p1, p2, p3;

wire c1, c2, c3;

assign $P_0 = A[0] \wedge B[0]$, $P_1 = A[1] \wedge B[1]$,

$P_2 = A[2] \wedge B[2]$, $P_3 = A[3] \wedge B[3]$;

assign $j_0 = A[0] \& B[0]$, $j_1 = A[1] \& B[1]$,

$j_2 = A[2] \& B[2]$, $j_3 = A[3] \& B[3]$;

assign $C_1 = g_1 | (P_0 + \text{cin})$,

$C_2 = g_1 (P_1 + g_0) | (P_1 \& P_0 \& \text{cin})$,

$C_3 = g_2 | (P_2 \& g_1) | (P_2 \& P_1 \& g_0) | (P_2 \& P_1 \& P_0 \& \text{cin})$,

cout $= g_3 | (P_3 \& g_2) | (P_3 \& P_2 \& g_1) | (P_3 \& P_2 \& P_1 \& g_0) | (P_3 \& P_2 \& P_1 \& P_0 \& \text{cin})$;

assign $S[0] = P_0 \& \text{cin}$,

$S[1] = P_1 \& C_1$,

$S[2] = P_2 \& C_2$,

$S[3] = P_3 \& C_3$;

endmodule.

Description Styles in Verilog

already studied.

① Dataflow

↳ Continuous assignment \rightarrow using assignment statement

② Behavioral

↳ Procedural assignment

\rightarrow Blocking

\rightarrow Non Blocking

\rightarrow using ~~and~~ procedural statements similar to a program in High-level language

```
module
  [signal declaration]
  [assign statement]
  {
    ...
  }
endmodule
```

Note:- Now we will see that how synthesis tool will understand the standard behavioral statement

① module generate_mux (data, select, out)


input [5:0] data;

input [3:0] select;

output out;

assign out = data[select];


endmodule



Non constant index in expression
on RHS generates a MUX.

Note:- whenever there is an array reference on the RHS with a variable index, a ~~MUX~~ MUX is generated by the synthesis tool.

\rightarrow If the index is constant, just a wire will be generated.
 $\text{eg} \rightarrow \text{assign out} = \text{data}[2];$



$\text{eg} \rightarrow \text{assign out} = \text{data}[sel];$

② module generate_set_of_MUX (a, b, sel);

input [5:0] a, b;


input sel;

output [5:0] b;

assign b = sel ? a : b;




endmodule

~~~~~ Conditional operator  
generate MUX.




#### Point to Note

① Whenever a conditional is encountered in the RHS of an expression, a 2-to-1 MUX is generated.



② if 16 input and output arrays are vector then,  $\uparrow 2 \text{ to } 1$  mux generate.


→ assign  $f = (a == 0) ? (c+d) : (c-d);$



③ module generate\_decoder(out, in, select);

```
input in;
input [0:1] select;
output [0:3] out;
```

```
assign out[select] = in;
endmodule
```



→ Non-constant in expression on LHS generates a decoder.

→ Point to Note -

① A constant index in the expression on the LHS will not generate a decoder. → eg. assign out[5] = in;

② module level-sensitive-latch(D, Q, EN);

```
input D, EN;
```

```
output Q;
```


```
assign Q = EN? D : Q;
```

```
endmodule
```

| EN | D | Q               |
|----|---|-----------------|
| 0  | X | Q <sub>in</sub> |
| 1  | 0 | 0               |
| 1  | 1 | 1               |

→ Sequential logic element using "assign" statement.

Modeling a simple S-R latch



| NAND |   |   |
|------|---|---|
| a    | b | y |
| 0    | 0 | 1 |
| 0    | 1 | 1 |
| 1    | 0 | 1 |
| 1    | 1 | 0 |

module sr\_latch(Q, Qbar, S, R);

```
input S, R;
```

```
output Q, Qbar;
```

```
assign Q = ~ (R & Qbar);
```

```
assign Qbar = ~ (S & Q);
```

```
endmodule
```

→ When we make testbench for this SR-latch and S=0, R=0, then Q=1 and Qbar=1, after this simulator hangs.

Procedural assignment

→ Two kinds of procedural block

① "Initial" block → used only in testbench.

→ Execute at beginning of the simulation.

② "Always" block → A continuous loop that never terminates.

→ Procedural block is a region of code containing sequential statements.

↳ The statements execute in order they are ~~exp~~ written.

### Initial Block

```

    {
        Initial
        begin
        =====
        end
    }
  
```

- Start at time = 0 and execute only once
- If there are multiple initial block, all blocks will start to execute concurrently at time 0.

w eg. module testbench - example;

```

    reg a; b, cin, sum, cout;
    initial
        cin = 'b0;
  
```

```

initial
begin
#5 a = 'b1; b = 'b1;
#5 b = 'b0;
end
  
```

```

initial
#25 $finish;
endmodule
  
```

### Some short cuts

① ↳ output reg [7:0] data; instead of output[7:0]data;  
 $\text{reg } [7:0] \text{ data};$

② Variable can initialize when it is declared.

$\text{reg clock} \equiv 0;$   
 Instead of  $\text{reg clock}; \text{initial clock} = 0;$

Always block → An "always" statement starts at time 0 and executes the statement inside the block repeatedly, and never stops.

```

always
begin
=====
end
  
```

"Initial" and "always" block can co-exist within the same verilog module.

→ They alternate concurrently; ie "initial" only once and "always" repeatedly;

→ A module can contain any no. of "always" block, all of which execute concurrently.

→ The  $\text{@(event-expression)}$  part is required for both combinational and sequential circuit description.

↳ always @ (event-expression)
 

```

    begin
    =====
    end
  
```

↳ ~~is~~ entered in this loop, when the event expression triggered.

and other time block is doing nothing

↳ It is necessary to remember the last value assign.  
 $\text{Reg type} \rightarrow (A) = 2 + b;$

LHS

→ So, Only "reg" type variable can be assigned within an "initial" or "always" block

RHS is any kind of may be appear (reg, wire etc.)

Sequential statement → statements are execute one by one or sequentially.

↳ In Verilog, one or more sequential statements can be present inside an "initial" or "always" block.

→ Multiple assignment statement inside "begin-end" block may execute sequentially or concurrently, depending upon on type of assignment.

blocking →  $a = b + c;$

non-blocking →  $a <= b + c;$

② begin-end → A no. of sequential statements can be grouped together using "begin-end".  
if  $n=1$ , "begin-end" is not required.

```
begin  
    sequential_statement;  
    ;  
    ;  
    ;  
    ;  
    n.;  
end
```

b) if...else

if(<expression>)  
 Sequential\_statement  
}

if(<expression>)  
 Sequential\_statement  
else  
 Sequential\_statement

if(<expr>)  
 Sequential\_statement;  
else if(<expr>)  
 ;  
else if(<expr>)  
 ;  
else  
 ;

→ Each sequential statement can be a single statement or a group of statement within "begin-end".

c) Case

Case (<expression>);  
 seqn1: Sequential\_statement;  
 seqn2: Sequential\_statement;

seqn3: Sequential\_statement;  
default: default\_statement;  
endcase

create all 'z' as  
don't care.

→ Two variation  
Case 2  
Case 1

↳ Create all 'z' and 'n'  
Values in the case items as  
don't care.

g) `reg [3:0] state; integer next-state;`  
`CaseX (state);`  
`4'b1XXX; next-state = 0;`  
`4'bX1XX; next-state = 1;`  
`4'bXX1X; next-state = 2;`  
`4'bXXX1; next-state = 3;`  
`default; next-state = 0;`  
`endcase`

(d) "while" loop  
`while (<exp>)`  
`sequential - statement;`

g) `integer mycount;`  
`initial`  
`begin` → `mycount = 0;`  
`while (mycount <= 255)`  
`begin`  
`$display("My count: %d", mycount);`  
`mycount = mycount + 1;`  
`end`  
`end.`

e) `for (exp1; exp2; exp3)` → initial condition, termination condition, change value  
`sequential - statement;`

f) `Initial count`  
`reg [100:1] data;`  
`integer i;`

Initial  
`for (mycount = 0; mycount <= 255; mycount = mycount + 1)`  
`$display ("My count: %d", mycount);`

Initial  
`for (i = 1; i <= 100; i++)`  
`data[i] = 1'b0;`

→ here we tell how many times the loop will execute

f) "repeat" loop  
`repeat (<expression>)`  
`sequential - statement;`

→ Expression in the loop can be constant, variable or single value

integer n = 10;  
repeat (n == 0)  
begin  
    {  
        ≡  
        end  
    always  
        n = 1;  
    }  
    → it will execute 10 time only

→ No. of execution will not evaluate only when the loop starts and not during execution of the loop

g) "forever" loop  
`forever`  
`sequential - statement;`

→ The "forever" loop is typically used along with timing specifier.  

- If timing is not specified, the simulator would execute this statement indefinitely without advancing of time.
- Rest of design will never be executed.

→ ~~forever~~  
execute forever until finish is encountered

```

reg clk;
initial
begin
    clk = 1'b0;
    forever #5 clk = ~clk;
end


```

Other constructs  
# (time-value)

E (event-exp)  $\Rightarrow$  The event expression specifies the event that is required to resume execution of the procedural block

→ A "posedge" is any transition from  $\{0, n, z\}$  to 1 or from 0 to  $\{n, z\}$ .

→ A "negedge" is any transition from  $\{1, n, 2\}$  to 0, or from 1 to  $\{n, 2\}$ .



$\rightarrow$  always @ (posedge a)

$\rightarrow$  eg no @(*in*) // "in" changes  
 @ (a|a|b|b|c) // any of "a", "b", "c" changes  
 @ (a,b,c) // same  
 @ (posedge clk) // positive edge of "clk"  
 @ (posedge clk or negedge reset) // positive edge of "clk" or negative  
     edge of "reset".  
 @ (\*) // any variable changes

```

    & D-flip-flop with synchronous set and reset
  module dff( q, qbar, d, set, reset, clk)
    input d, set, reset, clk;
    output reg q; output qbar;
    assign qbar = ~q;

```

always @ (posedge clk)

```

begin
    if (reset == 0) q <= 0;
    else if (sett == 0) q <= 1;
    else q <= d;
end

```

## Endomycete

For a synchronous set and reset

always @ (posedge clk or negedge set or negedge reset)

```

    / Transparent latch with enable
  module latch(q, qbar, din, enable);
    input din, enable;
    output q, qbar; reg q;
    assign qbar = ~q;
    always @ (din or enable)
      begin
        if(enable) q = din;
      end
  endmodule

```

→ Ex. using procedural assignment

① A combinational logic

```
module mux21 (in1, in0, s, b);  
    input in1, in0, s;  
    output reg b;  
    always @ (in1 or in0 or s)  
        if (s)  
            b = in1;  
        else  
            b = in0;  
endmodule
```

Block triggered whenever  
at least one of "in1" or "in0"  
or "s" changes

→ always @ (in1, in0, s)

→ always @ (\*)

② A sequential logic

```
module dff_nedge(D, clock, Q, Qbar);  
    input D, clock;  
    output reg Q, Qbar;  
    always @ (posedge clock)  
        begin  
            Q = D;  
            Qbar = ~D;  
        end  
endmodule
```

1 bit counter with asynchronous reset

```
module counter (clk, rst, count);  
    input clk, rst;  
    output reg [3:0] count;  
    always @ (posedge clk or posedge rst)  
        begin  
            if (rst)  
                count <= 0;  
            else  
                count <= count + 1;  
        end  
endmodule.
```

→ another sequential logic

```
module incom_state_spec (curr_state, flag);  
    input [0:1] curr_state;  
    output reg [0:1] flag;  
    always @ (curr_state)  
        case (curr_state)  
            0,1 : flag = 2;  
            3 : flag = 0;  
        endcase  
endmodule
```

→ so this program is a  
sequential circuit but ??

| curr-state | flag |
|------------|------|
| 0          | 2    |
| 1          | 2    |
| 2          |      |
| 3          | 0    |

→ The variable "flag" is not assigned  
a value in all the branches of  
the case statement  
→ then a latch will generate  
for "flag".

flag will remain  
same as previous

→ which will done only if there is a latch is present

→ Ex. using procedural assignment

### ① A combinational logic

```
module mux21 (in1, in0, s, b);
    input in1, in0, s;
    output reg b;
    always @ (in1 or in0 or s)
        if (s)
            b = in1;
        else
            b = in0;
endmodule
```

Block triggered whenever  
at least one of "in1" or "in0"  
or "s" changes

→ always @ (in1, in0, s)  
→ always @ (\*)

### ② A Sequential logic

```
module dff_nedge(D, clock, Q, Qbar);
    input D, clock;
    output reg Q, Qbar;
    always @ (negedge clock)
        begin
            Q = D;
            Qbar = ~D;
        end
endmodule
```

// 4 bit counter with asynchronous reset  
module counter (clk, rst, count)

```
input clk, rst;
output reg [3:0] count;
always @ (posedge clk or posedge rst)
begin
    if (rst)
        count <= 0;
    else
        count <= count + 1;
end
endmodule.
```

→ another sequential logic

```
module uncomp_state_spec (current_state, flag);
    input [0:1] curr_state;
    output reg [0:1] flag;
    always @ (curr_state)
        case (curr_state)
            0,1: flag = 1;
            3: flag = 0;
        endcase
endmodule
```

→ so this program is a  
sequential circuit but ??

| curr-state | flag |
|------------|------|
| 0          | 2    |
| 1          | 2    |
| 2          |      |
| 3          | 0    |

→ The variable "flag" is not assigned  
a value in all the branches of  
the case statement  
→ then a latch will generate  
for "flag".


flag will remain  
same as previous

→ which will done only if there is a latch is present


Note:- When a "case" statement is incompletely decoded, the synthesis tool will infer the need for a latch to hold the residual output when the select bits take the unspecified values.

Note:- module xyz (input a,b,c, output reg f);  
 always @(\*)  
 if (a==1) f = b & c;  
 endmodule

↳ again, For  $a=0$ , value of  $f$  is unspecified, and synthesis tool will generate latch.



module xyz (input a,b,c, output reg f)  
 always @(\*)  
 begin  
 f = c;  
 if (a==1) f = b & c;  
 end  
 endmodule




### // A simple 4-func. ALU

Module ALU\_4bit ((a,b,op));  
 input [1:0] op; input [7:0] a,b;  
 output reg [7:0] f;  
 Parameter ADD=1'b00, SUB=1'b01, MUL=1'b10, DIV=1'b11;

always @(\*)  
 case (op)  
 ADD : f = a + b;  
 SUB : f = a - b;  
 MUL : f = a \* b;  
 DIV : f = a / b;  
 endcase  
 endmodule

### // Priority encoder

module priority\_encoder (in, code);  
 input [7:0] in;  
 output reg [2:0] code;  
 always @(\*in)
 begin
 if (in[0]) code = 3'b000;
 else if (in[1]) code = 3'b001;
 else if (in[2]) code = 3'b010;
 else if (in[3]) code = 3'b011;
 .
 .
 else if (in[7]) code = 3'b111;
 else code = 3'bxxx;
 end
 endmodule



```
module Scto7seg(bcd, seg);
    input [3:0] bcd;
    output [7:0] seg;
    reg [4:0] seg;
```

```
always @ (bcd)
    case (bcd)
```

- 0: seg = 7'b0000001;
- 1: seg = 7'b0001111;
- 2: seg = 7'b0010010;
- 3: seg = .
- 4: seg = .
- 5: seg = .
- 6: seg = .
- 7: seg = .
- 8: seg = .
- 9: seg = 7'b0000100;

```
default: 7'XXX XXXXX;
```

```
endcase
endmodule
```

### n-bit Comparator

```
module Compare(A, B, lt, gt, eq);
    parameter Word_Size = 16;
    input [Word_Size-1:0] A, B;
    output reg lt, gt, eq;
```

```
always @(*)
```

```
begin
```

```
    gt = 0; lt = 0; eq = 0;
```


```
    if (A > B) gt = 1;
```

```
    else if (A < B) lt = 1;
```

```
    else eq = 1;
```

```
end
```

```
endmodule
```



→ A 2-bit comparator

```
module Compare(A1, A0, B1, B0, lt, gt, eq);
```

```
    input A1, A0, B1, B0;
```

```
    output reg lt, gt, eq;
```

```
always @ (A1, A0, B1, B0)
```

```
begin
```

```
    lt = ({A1, A0} < {B1, B0});
```

```
    gt = ({A1, A0} > {B1, B0});
```

```
    eq = ({A1, A0} == {B1, B0});
```

```
end
```

```
endmodule.
```

```
module alu-example(alu_out, A, B, operation, en);
```

```
    input [2:0] operation; input [7:0] A, B;
```

```
    input en;
```

```
    output [7:0] alu_out; reg [7:0] alu_reg,
```

```
assign alu_out = (en == 1)? alu_reg : 4'bZ;
```

```
always @(*)
```

```
case (operation)
```

```
3'b000: alu_reg = A + B;
```

```
3'b001: alu_reg = A - B;
```

```
3'b101: alu_reg = ~A;
```

```
default: alu_reg = 4'b0;
```

```
endcase
```

```
endmodule
```

## Blocking and non-blocking assignments

For procedural assignment statements can be used to update variables of types "reg", "integer", "real" or "time".

The value assigned to a variable remains unchanged until another procedural assignment statement assigns a new value to the variable.

↓  
different from continuous assignment,

that results in the expression on the right type RHS to continuously driven the "net" type variable on the left.

Procedural assignment ~~statement~~ statement      { Blocking ("=")      Non-blocking ("<:=") }

→ Procedural assignment statements can only appear within procedural block ("initial") or ("always").

→ also concise,  $\{a[5], b[5:2], c\} = @p + q;$

### Blocking Assignment

• General syntax:-

variable\_name := [delay or event control] expression;

• " $=$ " is used for blocking assignment

• Blocking assignment statements are executed in the order they are specified in a procedural block →

• They do not block execution of statements in other procedural blocks

→ Recommended style for modeling combinational logic

### Eg. integer a,b,c;

Initial

begin

a = 10; b = 20; c = 15;

→ initially a=10, b=20, c=15

a = 35

b = 40

c = -5

### module blocking example;

reg [1:2];

reg [31:0] A,B; integer sum;

initial

begin

x = 'b0; y = 'b0; z = 'b1;

// At time = 0

sum = 1;

// At time = 0

A = 31'b0; B = 31'habababab;

// At time = 0

#5 A[5] = 'b1;

// At time = 5

#10 B[31:29] = {x,y,z};

// At time = 15

sum = sum + 5;

// At time = 15

end

endmodule

### Non-blocking Assignment

• General syntax:-

variable\_name <= [delay or event control] expression;

• " $<=$ " operator is used to specify non-blocking assignment.  
• Non-blocking assignment statement allow scheduling of assignments without blocking execution of statement that follows within the procedural block.

→

allows concurrent procedural assignment, suitable for sequential logic

→ Several "reg" type variables can be assigned synchronously under the control of common clock.

```
eg integer a,b,c;  
initial  
begin  
    a=10; b=20; c=15;  
end
```

```
initial  
begin  
    a <= #5 b+c; )  
    b <= #5 a+5; )  
    c <= #5 a-b; )  
end.
```

- Initially  $a=10, b=20, c=15$   
•  $a$  become 35 at time = 5  
 $b \quad 11 \quad 15 \quad 11 = 11$   
 $c \quad 11 \quad 10 \quad 11 = 11$

→ all assignment will happen concurrently

→ always @ (posedge clk)  
begin  
 a <= b+c;  
 b <= a+d;  
 c <= a+b;  
end

→ Recommended style for modeling synchronous circuit, where assignments take place in synchronism with clock.

↳ All assignment take place synchronously at the rising edge of the clock.

Swapping values of two variables "a" and "b"

```
always @ (posedge clk)  
    a=b;
```

```
always @ (posedge clk)  
    b=a;
```

→ Either  $a=b$  will execute before  $b=a$  or vice versa, depending on the simulator implementation,

• Both registers will get the same value (either "a" or "b") -

↳ Race condition

① always @ (posedge clk)

$a <= b;$

always @ (posedge clk)

$b <= a;$

→ this will work fine

↳ Here the variables are correctly swapped.

→ All RHS variables are read first fast, and assigned after LHS variables at the positive edge

Some Rules to be followed

① It is recommended that blocking and non-blocking assignment are not mixed in same "always" block.

↳

→ 1-to-1 multiplexer behavioral description

```
module mux_1to1 (in, sel, out)
```

```
    input [7:0] in; input [2:0] sel;
```

```
    output reg out
```

```
    always @ (*)
```

```
begin
```

```
    case (sel)
```

```
        3'b000 : out = in[0];
```

```
        3'b001 : out = in[1];
```

```
        3'b111 : out = in[7];
```

```
        default : out = 1'bX;
```


```
    endcase
```

```
end
```

```
endmodule
```

## // up-down counter (synchronous clear)

```
module counter (mode, clr, ld, din, clk, count);
    input mode, clr, ld, clk;
    input [0:7] din;
    output reg [0:7] count;
    always @ (posedge clk)
        if (ld) count <= din;
        else if (clr) count <= 0;
        else if (mode) count <= count + 1;
        else count <= count - 1;
endmodule
```



## // Parameterized design: an N-bit counter

```
module counter (clear, clock, count);
    parameter N=7;
    input clear, clock;
    output reg[N] count;
```

```
always @ (negedge clock)
    if (clear)
        count <= 0;
    else
        count <= count + 1;
```

endmodule


## // using more than one clock in a module.

```
module multiple_clock (clk1, clk2, a, b, c, d);
    input clk1, clk2, a, b, c;
    output reg d1, d2;
```


```
always @ (posedge clk1)
    d1 <= a & b;
always @ (negedge clk2)
    d2 <= b & c;
endmodule
```

## // Posing multiple edges of the same clock:

```
always @ (posedge clk)
    f <= t & b;
always @ (negedge clk)
    b & t <= q1 & b;
```



## // A ring counter



|   |   |   |   |
|---|---|---|---|
| 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 |

module ring\_counter (clk, init, count)

input clk, int;

output reg [7:0] count;

always @ (posedge clk)

if (init) Count = 8'b00000000;

else


begin

Count <= Count << 1;

Count [0] = Count [7];

end

endmodule



// Ring counter → Verilog 2

always @ (posedge clk)

if (init) Count <= 8'b00000000;

else

Count = {Count[6:0], Count[7]}

Different cases for Blocking and non-blocking assignment

eg① begin

a = #5 b;

c = #5 a;

end

here c will be equal to  
b, after 10 unit time

begin

a <= #5 b;

b <= #5 a;

end

f  
here 'a' will be 'b'  
and 'c' will be 'a' after  
5 unit time

eg②


always @ (posedge clock)

begin

q1 = a;

q2 = q1;

end



③ always @ (Posedge clock)

begin

q2 = q1;

q1 = a;

end


always @ (posedge clock)

begin

q1 <= #9;

q2 <= q1;

end



④ always @ (posedge clock)

q2 = q1;

always @ (posedge clock)


q1 <= a;

⑤ always@ (posedge clock)

$q_1 = a;$

always @ (posedge clock)

$q_2 = q_1;$



But we can do,

$$\begin{cases} \Sigma \leftarrow D; \\ D \leftarrow C; \\ C \leftarrow B; \\ B \leftarrow A; \end{cases}$$

$$A \ B \ C = A;$$


$$C \leftarrow B;$$

$$D \leftarrow C;$$

$$\Sigma \leftarrow D;$$

→ here both are working same

⑥ module Shiftregister.



module Shiftreg\_Nbit (clock, clear, A, Σ);

input clock, clear;

output reg A;

reg B, C, D;

always @ (posedge clock or negedge clear)

begin

if (!clear) begin B=0; C=0; D=0; Σ=0; end

else begin

$\Sigma = D;$

$D = C;$

$C = B;$

$B = A;$

end

end

endmodule

} → this will work as  
shifting of data.

but

if we do

$A \ B = A$

$C = B$

$D = C$

$\Sigma = D$ ,

then it eventually  
works  $(\Sigma = A)$

Generate

Generate Block

- "generate" statements allow Verilog code to generate dynamically before the simulation or synthesis begins

→ It is very convenient to ~~use~~ create parameterize module descriptions

→ ex :- N-bit ripple carry adder for arbitrary value of N.

- Requires the keywords "generate" and "endgenerate".

- Special "genvar" variables;

→ The keyword "genvar" can be used to declare variables that are ~~only~~ used only in the evaluation of generate block.  
→ These variables do not exist during simulation or synthesis

if module nor\_bitwise (G, a, b);

parameter N=16;

input [N-1:0] a, b;

output [N-1:0] G;

genvar P;

generate for (P=0; P<=N; P=P+1)

begin

nor

xor XG (G[P], a[P], b[P]);

end

endgenerate

endmodule

→ Copied {  
 XOR g0 ( b[0], a[0], b[0] );  
 " g1 ( b[1], a[1], b[1] );  
 "  
 ;  
 }

→ In the bitwise xor eg., the name "xorlp" was given to the generate loop.

→ The relative hierarchical names of the xor gates will be  
 xorlp[0].x4, xorlp[1].x4, ..., xorlp[5].x4

$\uparrow$   
 xor & g0

### N bit Ripple carry adder

```
module RCA ( carryout, sum, q, b, carry-in );
parameter N=8;
input [N-1:0] a,b; input carry-in;
output [N-1:0] sum; output carry-out;
wire [N-1:0] carry;
assign carry[0] = carry-in;
assign carry-out = carry[N];
genvar i;
generate for (i=0; i<N; i++)
begin fa-loop
    wire t1, t2, t3;
    XOR g1 (t1, a[i], b[i]), g2 (sum[i], t1, carry[i]);
    AND g3 (t2, a[i], b[i]), g4 (t3, t1, carry[i]);
    OR g5 (carry[i+1], t2, t3);
end
endgenerate
endmodule.
```

→ some of the relative ~~to~~ hierarchical instance names that are generated are:  
 → fa-loop[0].g1, fa-loop[7].g1, etc

→ Some of the nets ("wires") that are generated are:  
 → fa-loop[0].t1, fa-loop[7].t2, ..., fa-loop[7].t3 etc.

### User defined Primitives (UDP)

→ They are used to define custom Verilog primitives by the use of lookup tables.

→ They can specify:

- ① Truth table for combinational functions
- ② State table for sequential function
- ③ What care, rising and falling edge etc can be specified.

→ For combinational function (truth table can be specified)  
 <input1> <input2> <input3> ... <inputN> : <output>

→ For Sequential function

<input1> <input2> ... <inputN> <present-state> : <next-state>

### Some Pcks

① Input entries in the table must be in the same order as the "input" terminal list.

② For combinational ~~UDPs~~ UDPs, the output terminal is declared as "output".

③ For sequential UDPs, the output terminal is declared as "reg".

→ A functional block can be modeled as a UDP only if it has exactly one output.

→ In unspecified cases, the output is set to "x"

### Modeling of Combinational circuit

// Full adder sum generation using UDP

```
primitive udp-sum (sum, a,b,c);
```

```
    input a,b,c;
```

```
    output sum;
```

```
table
```

```
// a b c sum
```

```
0 0 0 : 0 ;
```

→ we can also specify

```
0 0 1 : 1 ;
```

don't care input combinatio-

```
0 1 0 : ? ;
```

as "?"

```
0 1 1 : 0 ;
```

+

```
1 0 0 : ? ;
```

```
y // a b c sum
```

```
1 0 1 : 0 ;
```

```
0 0 ? 0
```

```
1 1 0 : 0 ;
```

```
0 ? 0 0
```

```
1 1 1 : ? ;
```

```
? 0 0 0
```

andtable

```
endprimitive
```

→ // Instantiating UDP's

// A full adder description

```
module full-adder (sum,cout,a,b,c);
```

```
    input a,b,c;
```

```
    output sum,cout;
```

```
    udp-sum # (sum,a,b,c);
```

```
    udp-cy # (cout,a,b,c);
```

```
endmodule
```

→ UDP's can be  
instantiated just like  
any other Verilog  
module

→ UDP benefits in verilog where don't care are present  
eg // 4-input AND func.

```
primitive udp-and4 (f,a,b,c,d);
```

```
    input a,b,c,d;
```

```
    output f;
```

```
table
```

```
// a b c d f | 4-input OR gate
```

```
0 ? ? ? : 0 ;
```

```
a b c d f
```

```
? 0 ? ? : 0 ;
```

```
0 1 ? ? ? : 1 ;
```

```
? ? 0 ? : 0 ;
```

```
1 ? ? ? : 1 ;
```

```
? ? ? 0 : 0 ;
```

```
1 ? ? ? : 1 ;
```

```
1 1 1 1 : 1 ;
```

```
0 0 0 0 : 0 ;
```

→ It is also used for MUX.

### Modeling of Sequential Circuits

// A register level sensitive D type latch.

```
primitive Dlatch (q,qd,clk,clr);
```

```
    input d, clk, clr;
```

```
    output reg q;
```

```
initial
```

```
q = 0; // This is optional
```

```
table
```

```
// d clk clr q q-new
```

```
? ? ? 1 : 0 ; 0 ;
```

```
0 1 0 ? : ? ; 0 ;
```

```
1 0 0 ? : ? ; 1 ;
```

```
! 0 0 ? : ? ; ? ;
```

↳ Remains previous  
state

## // A T flip flop


```
primitive TFF (q, clk, cln);
  input clk, cln;
  output reg q;
```

table

|      | clk  | cln | q | q-new                           |
|------|------|-----|---|---------------------------------|
| ?    | 1    | :   | ? | 0                               |
| ?    | (10) | :   | ? | - ; "ignore -ve edge of 'clk'"  |
| (10) | 0    | :   | 1 | 0 ;                             |
| (10) | 0    | :   | 0 | 1 ;                             |
| (01) | 0    | :   | ? | -* ; "ignore +ve edge of 'clk'" |

// Constructing a 6-bit uppe counter using primitive TFF.

```
module ripple counter (count clk, cln),
  input clk, cln,
  output [s:0] count;
  TFF F0 (count[s], clk, cln);
  TFF F1 (count[s!], count[0], cln);
  TFF F2 ,
  TFF F3 ,
  TFF F4 ,
  TFF F5 (
    );
end module
```



## Modeling of Finite State Machine

- In a combinational circuit, the output depend only on the applied input value not on the past history.
- In a sequential circuit, the output depend on the applied value but also on the internal state.
  - as The internal states also change with time
  - The no. of states is finite, and hence a sequential circuit is also referred to as a FSM (Finite state machine)

Can be represented either in the form of a state table or in the form of state transition diagram.


Algorithm State  
Machine(ASM) chart

- eg → • A circuit to detect 3 or more 1's in a serial bit stream.
- The bits are applied serially in synchronism with a clock.
- The output will become 1 whenever it detects 3 or more consecutive 1's in the stream.

### State table

| Reset | PS | input | RNS | output |
|-------|----|-------|-----|--------|
| 1     | -  | -     | A   | 0      |
| 0     | A  | 0     | A   | 0      |
| 0     | A  | 1     | B   | 0      |
|       | B  | 0     | A   | 0      |
|       | B  | 1     | C   | 0      |
|       | C  | 0     | A   | 0      |
|       | C  | 1     | D   | 1      |
|       | D  | 0     | A   | 0      |
| S     | 1  | D     | 1   |        |

### State diagram



## Mealy and moore $\Rightarrow$ FSM Types

A deterministic FSM can be mathematically defined as a 6-Tuple


- ①  $\Sigma \rightarrow$  Set of input combinations
- ②  $\Gamma \rightarrow$  Set of output combination
- ③  $S \rightarrow$  Finite set of states
- ④  $s_0 \rightarrow S \in S$  is initial state
- ⑤  $\delta \rightarrow$  State-transition func.
- ⑥  $w \rightarrow$  output function.

$$\delta : S \times \Sigma \rightarrow S$$

Present state and present input determines the next state (NS)


For Mealy machine  $\rightarrow w : S \times \Sigma \rightarrow F\Gamma$  (output depend on input + state)  
 moore machine  $\rightarrow w : S \rightarrow F$  (output depends only the state)

Pictorial Depiction



Example 1

There are three lamps, Red, Green & Yellow, that should glow ~~sequentially~~ cyclically with fixed time interval (say, 1 sec).



```
module Cyclic_lamp(Clock, light);
    input Clock;
    output reg [0:2] light;
    parameter S0 = 0, S1 = 1, S2 = 2;
    parameter RED = 3'b100, GREEN = 3'b010, YELLOW = 3'b001;
    reg [0:1] state;
    always @ (posedge Clock)
        case (state)
            S0: begin
                light <= GREEN; state <= S1;
            end
            S1: begin
                light <= YELLOW; state <= S2;
            end
            S2: begin
                light <= RED; state = S0;
            end
            default: begin
                light <= RED;
                state = S0;
            end
        endcase
    endmodule
```

here we are generating 3 FF for output and 2 FF for latch.

But if it is not necessary to do like this, we can use 2 "always" block to get the same output.

sequential logic

```
always @(posedge CLK)
    case (state)
```



```
    S0: state <= S1;
    S1: state <= S2;
    S2: state <= S3;
endcase
```

```
always @ (state)
    case (state)
```

```
    S0: light = RED;
    S1: light = GREEN;
    S2: light = YELLOW;
    default: light = NGO;
endcase
```

### Design of serial parity detector

→ ~~Parity~~



always @ (even\_odd)

case (even\_odd)

EVEN: z=0;

ODD: z=1;

endcase

} → here, this design not generate a latch for the output "z".

```
module parity_gen (n, clk, z);
    input n, clk;
    output reg z;
    reg even_odd; // The machine state
    parameter EVEN=0, ODD=1;
```

always @ (posedge clk)

case (even\_odd)

EVEN: begin

z <= n ? 1 : 0;

even\_odd <= n, ODD: EVEN;

ODD: begin

z <= n ? 0 : 1;

even\_odd <= n, EVEN: ODD;

default: even\_odd <= EVEN;

endcase

endmodule

→ always @ (posedge clk)

case (even\_odd)

EVEN: even\_odd <= n ? ODD: EVEN;

ODD: even\_odd <= n ? EVEN: ODD;

default: even\_odd <= EVEN;


endcase

Ex-3 → sequence detector → 0110 → z=1  
otherwise → z=0.

e.g. n: 0110 0110

z = 000100 1

→ Mealy Machine



→ Sequence detector.

module seq\_detector (n, clk, reset, z);

input n, clk;

output reg z;

parameter S0=0, S1=1, S2=2, S3=3;

reg [0:1] PS, NS;

always @ (posedge clk or posedge reset)

if (reset) PS <= S0;

else PS <= NS;

always @ (PS, n)

case (PS)

so: begin

z = n ? 0 : 0;

NS = n ? S0 : S1;

end

```

S1: begin
    z = n? 0:0;
    NS = n? S2: S1;
end

```

```

S2: begin
    z = n? 0:0;
    NS = n? S3: S1;
end

```


```

S3: begin
    z = n? 0:1;
    NS = n? S0: S1;
end

```

endcase

endmodule



### Datapath and controller path

In complex digital systems, the hardware is typically partitioned into two parts

a) Datapath :- which consists of the functional unit where all computations are carried out

→ Typically consists of registers, multipliers, adder, multiplier, counter and functional block.

b) Control Path :- which implements a finite-state machine and provides control signals to the data path in the proper sequence


Also takes inputs from the datapath regarding various status information.

Eg

$$A \oplus = B + C$$

$$D = A - C$$

eg reg [15:0] A, B, C, D;






Data Path

Eg 2 → Multiplication by repeated addition

→ we identify the functional blocks required in the data path, and the corresponding Control Signal.

→ Then we design the FSM to implement the multiplication algorithm using the data path





→ module PIPOL\_datapath(eqz, LdA, LD<sub>B</sub>, CLP, CLDP, decB, datain, clk);  
 input [16:0] LdA, LD<sub>B</sub>, CLP, CLDP, decB, clk;  
 input [15:0] datain;  
 output eqz;  
 assign eqz = (datain == 0);  
 endmodule

PIPOL A (X,BUS, CLA, CLK);  
 PIPOLP (Y, Z, LD<sub>P</sub>, CLP, CLK);  
 CNTR B (Bout, BUS, LD<sub>B</sub>, decB, CLK),  
 ADD AD (Z, X, Y);  
 ΣEQZ COMP (eqz, Bout);  
 endmodule

```

module PIPOL (dout, din, ld, clk);
  input [15:0] din;
  input ld, clk;
  output reg [15:0] dout;
  always @ (posedge clk)
    if (ld) dout <= din;
  endmodule
  
```

```

module PIPOL (dout, din, ld, clk, cke);
  input [15:0] din;
  input ld, clk, cke;
  output reg [15:0] dout;
  always @ (posedge clk)
    if (cke) dout <= 16'b0;
    else if (ld) dout <= din;
  endmodule
  
```

```

module ΣEQZ (eqz, data);
  input [15:0] data;
  output eqz;
  assign eqz = (data == 0);
endmodule
  
```

```

module ADD (out, in1, in2);
  input [15:0] in1, in2;
  output reg [15:0] out;
  always @ (*)
    out = in1 + in2;
endmodule
  
```

```

module CNTR (@dout, din, ld, dec, clk);
    input [15:0] din;
    input ld, dec, clk;
    output reg [15:0] dout;
    always @ (posedge clk)
        if (ld) dout <= din;
        else if (dec) dout <= dout - 1;
    endmodule.

```

```

module sub.controller (LdA, LdB, LdP, clkP, decB, done, clk, eqz, start);
    input clk, eqz, start;
    output reg LdA, LdB, LdP, clkP, decB, done;
    reg [2:0] state;
    parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011,
    S4 = 3'b010;
    always @ (posedge clk)
        begin
            case (state)
                S0: if (start) state = S1;
                S1: state <= S2;
                S2: state <= S3;
                S3: #2 if (eqz) state <= S4;
                S4: state <= S0;
            default: state <= S0;
        endcase
    end
    always @ (state)
        begin
            case (state)
                S0: begin #1 LdA = 0; LdB = 0; LdP = 0; clkP = 0;
                    decB = 0; end

```

```

S1: begin #1 LdA = 1; end
S2: begin #1 LdB = 0; LdP = 1; clkP = 1; end
S3: begin #1 LdB = 0; LdP = 0; decB = 1; end
S4: begin #1 done = 1; LdB = 0; LdP = 0; decB = 0; end
default: begin #1 LdA = 0; LdB = 0; LdP = 0; clkP = 0;
        decB = 0; end
endcase
end

```

endmodule

### A better style of Modeling data / control path

- In the "always" block activated by clock edge, both state change as well as computation of the next state is performed.
- A better and recommended approach:-
  - Only trigger the state change in the clock activated "always" block.
  - In a separate "always" block using blocking assignments, compute the next state.
  - As in the previous example, in a separate "always" block, generate the control signals for the data path.


### GCD computation :-





$$y \rightarrow 26, 65 \rightarrow \text{GCD}=13$$

$$\begin{array}{r} A \\ 26 \\ \downarrow \\ 13 \end{array}$$

$$\begin{array}{r} B \\ 65 \\ \downarrow \\ 13 \end{array}$$

$$\begin{array}{r} R \\ 39 \\ \downarrow \\ 13 \end{array}$$





module GCD\_datapath(gt, lt, eq, ldA, ldb, sel1, sel2, sel\_in, data\_in, clk);

input ldA, ldb, sel1, sel2, sel\_in, clk;  
input [15:0] data\_in;  
output gt, lt, eq;  
wire [15:0] Aout, Bout, ex, Y, Bus, SubOut;

PIPOA(Aout, Bus, ldA, clk);

PIPOB(Bout, Bus, ldb, clk);

MUX\_MUX\_in1(X, ~~Bout~~, Aout, Bout, sel1);

MUX\_MUX\_in2(X, ~~Aout~~, Bout, Aout, sel2);

MUX\_MUX\_load(Bus, subout, data\_in, sel\_in);

SUB SB(Subout, X, Y);

COMPARE COMP(gt, lt, eq, Aout, Bout);

endmodule;

module PIPD(data\_out, data\_in, load, clk);

input [15:0] data\_in;

input load, clk;

output reg [15:0] data\_out;

always @(posedge clk)

if (load) data\_out <= data\_in;

endmodule.

```

module SUB(out, in1, in2);
    input [15:0] in1, in2;
    output reg [15:0] out;
    always @(*)
        begin
            out = in1 - in2;
        end
endmodule

```

```

module COMPARE (lt, gt, eq, data1, data2);
    input [15:0] data1, data2;
    output lt, gt, eq;
    assign lt = data1 < data2;
    assign gt = data1 > data2;
    assign eq = data1 == data2;
endmodule

```

```

module MUX (out, in0, in1, sel);
    input [15:0] in0, in1;
    input sel;
    output [15:0] out;
    assign out = sel ? in1 : in0;
endmodule

```

```

module Controller (ldA, ldB, sel1, sel2, sel_in, done, clk, lt, gt, eq,
                  state);
    input clk, lt, gt, eq, state;
    output reg ldA, ldB, sel1, sel2, sel_in, done;
    reg [2:0] state;
    parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011,
              S4 = 3'b100, S5 = 3'b101;
    always @ (posedge clk)
        begin
            case (state)

```

```

S0: if (start) state <= S1;
S1: state <= S2;
S2: #2 if (eq) state <= S5;
    else if (lt) state <= S3;
    else if (gt) state <= S4;
S3: #2 if (eq) state <= S5;
    else if (lt) state <= S3;
    else if (gt) state <= S4;
S4: #2 if (eq) state <= S5;
    else if (lt) state <= S3;
    else if (gt) state <= S4;
S5: state <= S5;
default: state <= S0;
endcase
end

```

```

always @ (state)
begin
    case (state)
        S0: begin sel_in = 1; ldA = 1; ldB = 0; done = 0; end
        S1: begin sel_in = 1; ldA = 0; ldB = 1; done = 0; end
        S2: if (eq) done = 1;
            else if (lt) begin
                sel1 = 1; sel2 = 0; sel_in = 0;
                #1 ldA = 0; ldB = 1;
            end;
        S3: else if (gt) begin
                sel1 = 1; sel2 = 0; sel_in = 0;
                #1 ldA = 1; ldB = 0;
            end;
    end
end

```

```

S3: if (eq) done = 1;
else if (lt) begin
    sel1 = 1; sel2 = 0; selin = 0;
    #1 ldaA = 0; ldbB = 1,
    end.
else if (gt) begin
    sel1 = 0; sel2 = 1; selin = 0;
    #1 ldaA = 1, ldbB = 0
end.
if (eq) done = 1;

```

[ ]

55: begin  
done = 1; set1 = 0; set2 = 0; IDA = 0;  
IDB = 0, end.

one

End case

11

Note:- Alternative Approach

in controller. is reg [2:0] state, nextstate;  
 always @ (posedge clk)  
 begin  
 state <= next-state;

always @ (state)  
begin  
case (state)  
end

SD;

51

82: if (cr) begin done=1; nextstate = 35; end  
else if (lf) begin  
nextstate = 33;  
end.

end products

## • Functions in Werkzeug

```

module fulladder (S, cout, a, b, cin);
    input a, b, cin;
    output S, cout;
    assign S = sum(a, b, cin);
    assign cout = carry(a, b, cin);
endmodule

```

## and module

function sum ;

Input x, y, z;

begin

$$\text{Sum} = n^1 y^1 z;$$

-end

#### functions

function copy,

import  
bases

begin

三

end

- A function in Python returns a single value
  - Can be used to make code more readable
  - Input arguments appear in same order
  - Typically used with "assign"

## Tasks in Verilog

```
module fulladder( s,cout,a,b,cin);
```

```
    input a,b,cin;
```

```
    output reg s, cout,
```

```
always @ (a or b or cin)
```

```
    FA ( s,cout,a,b,cin);
```

```
task FA,
```

```
    output sum,cout;
```

```
    input A,B,C;
```

```
begin
```

```
#2 sum = A&B&C;
```

```
    carry = (A&B) | (B&C) | (C&A);
```

```
end.
```

```
endtask
```

```
endmodule
```

## Difference b/w Function and Task

### Function

- 1) can call function but not task
- 2) execute in 0 simulation time
- 3) can't contain any delay, event or timing control statement
- 4) always return single value
- 5) must have at least one input argument

### Task

- 1) can call both function and task
- 2) may execute in non-zero simulation time
- 3) can contain delay, event, timing control.
- 4) A task can pass multiple values through "output" and "input" type arguments
- 5) can have zero or more arguments

## Constructs to avoid for combinational Synthesis

- ① Edge dependent event control
- ② Combinational feedback loop
- ③ Procedural or continuous assignment containing event or delay control.
- ④ Procedural loop with timing.
- ⑤ Data dependent loop.
- ⑥ Sequential user define primitives
- ⑦ Other miscellaneous constructs like "fork-join", "wait", "disable", etc.

## Modeling Memory

4K byte  $\rightarrow \$2^{12}$  byte

### How to Model Memory

- ① Memory is typically included by instantiating a pre-designed module from the design library.
- ② Alternatives → we can model memory using two-dimensional arrays.
  - Array of register variable
    - Mainly used for simulation purpose
    - Even used for synthesis of small-size memory

module memory module()

=  
reg [7:0] mem[0:1023];

=  
endmodule

↳ memory words of 8 bits

↳ memory words can be accessed

by mem[0], mem[1],

initial begin  
mem[0]=8'00000000;  
mem[2]=8'b01010110;  
end

### Module memory

By reading memory data from specified disk file  
 ↳ used for simulation  
 ↳ used for test benches

① \$readmemb (filename, memname, start-addr, stop-addr)  
 ↳ (Data is read in binary format)

② \$readmemh (filename, memname, start-addr, stop-addr)  
 ↳ (Data is read in hexadecimal format)

→ If "startaddr" and "stopaddr" are not describe, then the entire memory is read.

```
eg module memory(...);  

  reg [7:0] mem[0:1023];  

  initial  

    begin  

      $readmemh("mem.dat",  

        mem);  

      $Readmemh("mem.dat",  

        mem, 200, 50);  

    end  

  endmodule
```

Eg :- Single-port RAM with synchronous read/write

```
module ram_1(addr, data, clk, rd, wr, cs);  


  input [5:0] addr;  

  inout [7:0] data; → write type  

  input clk, rd, wr, cs;  

  reg [7:0] mem[0:1023];  

  reg [7:0] d_out;
```



Bi-directional.

assign data = (cs && rd) ? d\_out : 8'bZ;

always @ (posedge clk)

if (cs && wr && !rd) mem [addr] = data;

always @ (posedge clk)

if (cs && rd && !wr) d\_out = mem [addr];

endmodule

→ A ROM / EEPROM

```
module rom (addr, data, rd_en, cs);  

  input [2:0] addr; input rd_en, cs;  

  output [7:0] data;  

  always @ (addr or rd_en or cs)  

    case (addr)  

      0: data = 22;  

      1: data = 45;  

      2: data = 12;  

    endcase  

  endmodule
```

Note:- Some simulation and synthesis tools gives inconsistent behaviour when using "inout", and we should avoid.

→ Eg:- module ram\_3(data\_out, data\_in, addr, wr, cs);  
 parameter address\_size = 4; word\_size = 8; memory\_size = 1024;

```
input [address_size-1:0] addr; → data-in  

  input [word_size-1:0] data_in,  

  input wr, cs;  


  output [word_size-1:0] data_out;  

  reg [Word_size-1:0] mem [memory_size-1:0];
```


assign data\_out = mem[addr];

always @ (wr or cs)  
 if (wr) mem [addr] = data\_in;

endmodule




→ bidirectional data bus ; using tristate buffer.



6.  $\text{hi}[7:0]$  Bus;  
wire [7:0] data\_out, datain;  
assign bus = read ? data\_out : 8'h22;  
assign bus = write ? datain : 8'h22;

### Modeling Register Bank

- A register bank or registerfile is a group of registers, any of which can be randomly accessed
- Register banks often allow concurrent accesses
- MIPS32 allows 2 register read and 1 register write every clock cycle



// 4x32 register file  
module regbank\_4x32(rdData1, rdData2, wrData, s1, s2, d, wlk, clk);

input clk, write;  
input [1:0] s1, s2, d; // source and destination Register  
input [31:0] wrData;  
output reg [31:0] rdData1, rdData2;  
reg [31:0] R0, R1, R2, R3;

always @(\*)  
begin

case (s1)

0: rdData1 = R0;  
1: n = R1;  
2: n = R2;  
3: n = R3;

default: 32'hxxxxxxxx;

endcase  
end

always @(\*)

begin

case (s2)

0:  
1:  
2:  
3:

default,

always @(\* posedge clk)

begin if (write)

case (d)

0: R0 <= wrData;  
1: R1 <= wrData;

2:  
3:

endcase

end

endmodule

Module regbank\_v2 (

input clk, write;

input [1:0] S1, S2, dr;

output [31:0] R0, R1, R2, R3;

assign rdData1 = (S1 == 0) ? R0 : 0;

(S1 == 1) ? R1 :

(S1 == 2) ? R2 :

(S1 == 3) ? R3 : 0;

assign rdData2:

\_\_\_\_\_

\_\_\_\_\_

always @ (posedge clk)

begin

1b (write)

case (dr)

0: R0 <= wrData1;

1: R1 <= wrData1;

,

endcase

end

endmodule

// 32x32 register file

module regbank\_v3(

input clk, write;

input [4:0] S1, S2, dr;

input [31:0] wrData1;

output [31:0] rdData1, rdData2;

reg [31:0] regfile [0:31];

assign rdData1 = regfile[S1];

assign rdData2 = regfile[S2];

always @ (posedge clk)

1b (write) regfile[dr] <= wrData1;


);

## Pipelining concepts

A mechanism for overlapped execution of several inputs  
sets partitioning some computation into a set of k sub-computations (or stages)


→ Very nominal increase in the cost of implementation

→ Very significant speedup



$$\text{For } n \text{ cloths, time } T_1 = n \cdot T$$

• machine M ~~that~~ can wash(W),  
dry(D), and iron(R) cloths



For n cloths, time

$$T_2 = (2+n) \cdot T$$

$$T_1 = 1000T$$

$$n = 1000$$


$$T_2 = \frac{1000+2}{3} T$$

$$\approx \frac{1000}{3} T$$

| Cloth 1 | Cloth 2 | Cloth 3 | Cloth 4 | Cloth 5 |
|---------|---------|---------|---------|---------|
| Cloth 1 | Cloth 2 | Cloth 3 | Cloth 4 | Cloth 5 |
|         | Cloth 1 | Cloth 2 | Cloth 3 |         |
|         |         |         |         |         |
|         |         |         |         |         |

$\rightarrow T_3 \rightarrow T_3 \rightarrow T_3 \rightarrow T_3 \rightarrow T_3$

→ Here we need catch b/w successive stages to hold  
the intermediate results temporarily.




- The latches made with master-slave flip-flops, and serve the purpose of isolating inputs from output.
- Pipeline stages are combinational circuits.

### Structure of pipeline

• Linear Pipeline:-



• Non-linear pipeline:-



### Speeding up and Efficiency

$\tau$  :: clock period of the pipeline

$t_i$  :: time delay of the circuitry in stage  $i$ ;

$d_L$  :: delay of a latch

maximum stage delay  $\Rightarrow T_m = \max(t_i)$

thus,  $\tau = T_m + d_L$

Pipeline frequency  $\Rightarrow f = 1/\tau$

Total time to process N data set is given by


$$T_k = [(k-1) + N] \cdot \tau$$

$\rightarrow T_k = NK\tau \rightarrow$  For an equivalent non-pipeline process

Speedup of the  $k$ -stage

$$S_{kC} = \frac{T_1}{T_{kC}} = \frac{NK\tau}{K\tau + (N-1)\tau} = \frac{NK}{K + (N-1)}$$

$$\text{Eq (1)} \quad \begin{aligned} n_1 &= A+B; \quad n_2 = C-D; \\ s_2 &\Leftarrow n_3 = n_1+n_2 \\ s_3 &\Leftarrow F = n_3+D; \end{aligned}$$



→ Module pipe\_en( $F, A, B, C, D, clk$ );

parameter  $N=10$ ;

input [N-1:0] A, B, C, D;

input clk;

reg [N-1:0] L12\_n1, L12\_n2, L12\_D, L23\_X3, L23\_D,

L34\_F;

assign F = L34\_F;

always @ (posedge clk)

begin

L12\_n1 <= #4 A+B;

L12\_n2 <= #4 C-D;

L12\_D <= D;

end

always @ (posedge clk)

begin

L23\_X3 <= #4 L12\_n1 + L12\_n2;

L23\_D <= L12\_D;

end

always @

begin

L34\_F <= L23\_X3 \* L23\_D;

endmodule

→ Here we are using single clock which can generate race around condition.

By generally two alternative clocks are preferred.

A more complex eg


→ Inputs : Three register addresses ( $rs_1$ ,  $rs_2$ , and  $rd$ ), an ALU function ( $func$ ), and memory address ( $addr$ ).

→ stage1: Read two 16-bit no. from the register specified by " $rs_1$ " and " $rs_2$ " and store them in A and B.

→ stage2: Perform an ALU operation on A and B specified by  $func$  and store it in "Z".

→ stage3: Write the value of Z in the register specified by " $rd$ ".

→ stage4: Also write the value of Z in the memory location " $addr$ ".



→ The ALU functions

$$0000: ADD \rightarrow Z = A + B$$

$$0001: SUB \rightarrow Z = A - B$$

$$0010: MUL \rightarrow Z = A \times B$$

$$0011: SELA \rightarrow Z = A$$

$$0100: SELB \rightarrow Z = B$$

$$0101: AND \rightarrow Z = A \& B$$

$$0110: OR \rightarrow Z = A \vee B$$


$$0111: XUR \stackrel{Z}{\leftarrow} A \wedge B$$

$$1000: NEGA \rightarrow Z = \sim A$$

$$1001: NEGAB \rightarrow Z = \sim B$$

$$1010: SRA \rightarrow Z = A \gg 1$$

$$1011: SLA \rightarrow Z = A \ll 1$$





→ It is important that the consecutive stages be applied suitable clocks for correct operation.

Two options:-

① Use masterslave flipflop in latches to avoid race condition.

② Use non-overlapping two phase clock for the consecutive pipeline stages.



Module pipe\_en2 ( $Zout, rs_1, rs_2, rd, func, addr, clk_1, clk_2$ )  
input [3:0] rs\_1, rs\_2, rd, func;  
input [7:0] addr;  
input [4:0] clk\_1, clk\_2;  
output [7:0] Zout;

```

reg [15:0] L12_A, L12_B, L23_Z, L34_Z;
reg [3:0] L12_rd, L12_func, L23_rd;
reg [7:0] L12_addr, L23_addr, L34_addr;

reg [15:0] regbank [0:15]; // Register bank
reg [15:0] mem [0:255]; // 256x16 memory

```

```

assign Zout = L34_Z;
always @ (posedge clk[1])
begin
    L12_A <= #2 regbank[rs1];
    L12_B <= #2 regbank[rs2];
    L12_rd <= #2 rd;
    L12_func <= #2 func;
    L12_addr <= #2 addr;
end

```

```

always @ (posedge clk[2])
begin
    case(func)
        0: L23_Z <= #2 L12_A + L12_B;
        1: L23_Z <= #2 L12_A - L12_B;
        2: L23_Z <= #2 L12_A * L12_B;
        3: L23_Z <= #2 L12_A;
        7: L23_Z <= #2 L12_B;
        5: L23_Z <= #2 L12_A & L12_B;
        6: L23_Z <= #2 L12_A | L12_B;
        8: L23_Z <= #2 L12_A + L12_A;
        9: L23_Z <= #2 ~L12_B;
        10: L23_Z <= #2 L12_A >> 1;
        11: L23_Z <= #2 L12_A << 1;
    default: L23_Z <= #2 1'bzzzz;
    endcase

```

```

L23_rd <= #2 L12_rd;
L23_addr <= #2 L12_addr;
end

always @ (posedge clk[1])
begin
    regbank[L23_rd] <= #2 L23_Z;
    L34_Z <= #2 L23_Z;
    L34_addr <= #2 L23_addr;
end

```

```

always @ (posedge clk[2])
begin
    mem[L34_addr] <= #2 L34_Z;
end
endmodule

```

Switch level modeling

Verilog provides the ability to model digital circuits at the MOS transistor level

→ four logic levels → 0, 1, z, X.

Various Switch primitives in Verilog

- Ideal MOS switches
  - nmos, pmos, cmos
- Resistive MOS switches
  - rnmos, rpmos, rcmos
- Ideal bidirectional switches
  - tran, tranif0, tranif1
- Resistive Bidirectional switches
  - rtran, rtranif0, rtranif1
- Power and Ground nets
  - supply1, supply0
- Pullup and pulldown
  - pullup, pulldown

→ Test bench with clock

```
module testbench;
    timeunit 1ns;
    timeprecision 100ps;
    initial begin
        $display ("$time, \"<< Starting the simulation >>\"");
        rstn = 1'b0;
        clk = 0;
        # 10ns = 1'b1;
    end.
```

```
always # Period clk = ~clk;
```

initial begin

```
$dumpfile ("your-choice_of_name.vcd");
$dumpvars;
```

end

initial begin

```
// whatever you come up.
end.
endmodule
```

Test bench → A Verilog procedural block that executes only once and used for simulation.

① Test bench generates clock, reset, and required test vectors for given DUT (designed under test)

② The test bench can monitor the outputs and present them in a way as specified by the creator.

- Print the value of the signal lines.

- Dump the values in a file from where waveform can view.

Instantiation → calling one module in other module., and passing parameters (input at a time)

→ Requirement → input and output should connect with test bench.

→ test bench can use "initial" procedural block, and can also use the "always" for generating some test inputs like clock signal.



or

Module example (A,B,C,D,S,F,Y);

input A,B,C,D,S,F;

output Y;

wire t1,t2,t3,Y;

and #1 g1 (t1,A,B);

and #2 g2 (t2,C,~B,D);

nor #1 g3 (t3, S,F);

hand #1 g4 (Y,t1,t2,t3);

endmodule

```
module testbench;
    reg A,B,C,D,S,F; wire Y;
    example DUT (A,B,C,D,S,F,Y);
endmodule
```

① Input is → "reg"

Output → "wire"

② Instantiate the DUT

③ Initialization and monitoring

#5 A=1; B=0; C=0; D=1; S=0; F=0;

#\$A=0; B=0; C=1; D=1; S=0; F=0;

#\$A=1; C=0;

#\$F=1;

#\$finish;

end.

endmodule

## Synchronous

- Full sequential circuits → we need some clock generation logic
  - Various ways to specify clock signal.
- Test Bench can include various simulator directives:
  - \$display, \$monitor, \$dumpfile, \$dumpvars, \$finish, etc.

## The ~~\$~~ Simulator Directives

- \$display ("<format>", exp1, exp2, ...);
  - Used to print the immediate values of text or variables to stdout.
  - Syntax very similar to C.
  - Additional format specifiers are supported, like "b" (binary), "h" (hexadecimal), etc.
- \$monitor ("<format>", var1, var2, ...);
  - Similar in syntax to \$display, but does not print immediately.
  - It will print the value(s) whenever the value of some variables in the given list changes.
  - Has the functionality of event-driven print.

eg \$display("1'b%h;%b", a, b, c);  
      reg a;  
      reg [7:0] b;  
      reg#(integer) c;  
                here we can give  
                exp. as well.  
                & b, a&b, c-#.

eg \$monitor("Yd,Yb Xb", \$time, a, b)  
                ↓  
                Simulation  
                time

- \$finish;  
Terminates the simulation process. eg #100 \$finish.
  - \$dumpfile (<filename>);
    - Specifies the file that will be used to storing the values of the selected variables so that they can be graphically visualized later;
    - The file typically has an extension vcd (value change dump), and contains information about any value changes on the selected variables.
  - \$dumpoff;
    - This directive stops the dumping of variables. All variables are dumped with "n". Values and the event change of variable will not dumped.
  - \$dumpon;
    - This directives starts previously stopped dumping of variables.
- eg initial #100 \$dumpoff;  
initial #150 # \$dumpon;
- \$dumpvars (level, list-of-variables-as-modules);
    - ↳ Specified which variable should be dumped.
    - ↳ Both parameters are optional, if both are omitted all variables are dumped.
    - ↳ If level=0 → then all variables within the module's from the list will be dumped.
    - ↳ If level=1 → then only listed variables and variable of listed module will be dumped.
  - \$dumpall, \$dumpvars(0, module1, module2, ...)  
eg  
      \$dumpall.

```
$ dumpvars(1, g, b, y);
```

```
$ dumpall;
```

- The current values of all variables will be written to the file, irrespective of whether there has been any change in their value or not.

```
$ dumpfile (filesize);
```

→ used to set max size of the .vcd file.

eg. 2-bit equality checker

```
'timescale 1ns/100ps
module comparator (n,y,z);
input [1:0] n,y;
output z;
assign g#z = (n[0]&y[0]&~y[1]&~y[0]) |
              (~n[0]&y[0]&n[1]&y[1]) |
              (~n[0]&y[0]&~n[1]&y[1]) |
              (n[0]&~y[0]&~n[1]&~y[1]);
endmodule
```

```
'timescale 1ns/100ps module testbench;
```

```
reg [1:0] n,y; wire z;
```

```
modport (Comparator < C.n(n), .y(y), .z(z) );
```

initial.

```
begin
```

```
  $dumpfile ("Comp.vcd");
  $dumpvars (0, testbench);
  x = 2'b01; y = 2'b00;
  #10 n = 2'b10; y = 2'b10;
  #10 n = 2'b01; y = 2'b11;
end.
```

initial

```
begin
```

```
$monitor ("t=%d, n=%d, y=%d, z=%d", $time,
```

```
n, y, z);
```

```
end.
```

```
endmodule
```

other examples

① Test bench for Combinational circuit

↳ Full adder → module adder ( s, cout, A,B,C )  
input A,B,C;  
output S, Cout;  
assign S = A&B&C;  
assign cout = (A&B) | (B&C) | (A&C);  
endmodule

test bench: module testbench;

```
reg a,b,c; wire sum, cout;
adder #DUT (.A(a), .B(b), .C(c), .S(sum), .Cout(cout));
```

initial

```
begin
```

```
$monitor ("t=%d, a=%d, b=%d, c=%d, sum=%d, cout=%d",
```

```
a, b, c, sum, cout);
```

```
#5 a=0; b=0; c=1;
```

```
#5 b=1;
```

```
#5 a=1;
```

```
#5 a=0; b=0; c=0;
```

```
#5 $finish;
```

```
end
```

```
endmodule
```

```

module testbench;
    reg [4:0] a, b, c; wire sum, cout;
    full_adder FA(sum, cout, a, b, c);
    initial
        begin
            a=0; b=0; c=1; #5;
            $display ("T=%d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
                      $time, a, b, c, sum, cout);
            a=b=1; #5;
            $display ("      ", a, b, " - ");
            a=1; #5;
            $display ("      ", a, b, " - 1");
        end
    endmodule.

```

↳ Here we see that when we want to display the output, we have to display every time.

```

module testbench;
    integer i;
    initial
        begin
            for(i=0; i<8; #i=i+1)
                begin
                    {a, b, c} = i; #5;
                    $display ("T=%d, a=%b, b=%b, c=%b",
                               $time, a, b, c);
                end
            #5 $finish;
        end
    endmodule.

```

## ② Sequential circuit, test bench

```

    4bit shift register
    module #4bit shiftreg_4bit (clock, reset, A[8]);
        input clock, reset, A;
        output B;
        reg B,C,D;
        always@{posedge clock} begin
            if (reset) begin
                B=C=D=0;
                C=D=A;
            end
            else begin
                B=C=D;
                D=C;
                C=B;
                B=A;
            end
        end
    endmodule.

    module shift;
        reg clk, chn, in, wire out; integer i;
        shiftreg_4bit (clk, chn, in, out);
        initial
            begin
                clk=1'b0; #2 clk=0; #5 clk=1; end
        always @#5 clk=~clk;
        initial begin #2;
            repeat (2)
                begin #10 in=0; #10 in=0; #in=1; #10 in=1;
                end
            end
        initial begin
            $dumpfile ("shift.vd");
            $dumpvars(0, shift-test);
        end
    endmodule.

```