IC Compiler[™] II Timing Analysis User Guide

Version L-2016.03-SP4, September 2016

SYNOPSYS*

Copyright Notice and Proprietary Information

©2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Trademarks

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 E. Middlefield Road Mountain View, CA 94043 www.synopsys.com

Copyright Notice for the Command-Line Editing Feature

© 1992, 1993 The Regents of the University of California. All rights reserved. This code is derived from software contributed to Berkeley by Christos Zoulas of Cornell University.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2.Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3.All advertising materials mentioning features or use of this software must display the following acknowledgement:

This product includes software developed by the University of California, Berkeley and its contributors.

4. Neither the name of the University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Copyright Notice for the Line-Editing Library

© 1992 Simmule Turner and Rich Salz. All rights reserved.

This software is not subject to any license of the American Telephone and Telegraph Company or of the Regents of the University of California.

Permission is granted to anyone to use this software for any purpose on any computer system, and to alter it and redistribute it freely, subject to the following restrictions:

- 1. The authors are not responsible for the consequences of use of this software, no matter how awful, even if they arise from flaws in it.
- 2.The origin of this software must not be misrepresented, either by explicit claim or by omission. Since few users ever read sources, credits must appear in the documentation.
- 3.Altered versions must be plainly marked as such, and must not be misrepresented as being the original software. Since few users ever read sources, credits must appear in the documentation.
- 4. This notice may not be removed or altered.

	About This User Guide	xii
	Customer Support	χV
1.	Defining Modes, Corners, and Scenarios	
	Creating and Removing Modes	1-3
	Querying Modes	1-3
	Creating and Removing Corners	1-4
	Querying Corners	1-5
	Creating a Scenario	1-5
	Setting the Active Analysis Types for a Scenario	1-6
	Querying Scenarios	1-7
	Removing Duplicate Scenarios, Modes, and Corners	1-8
	IC Compiler II Timing Constraints	1-8
	Setting Timing Constraints	1-9
	Converting an SDC File for IC Compiler II Timing Analysis	1-11
	Importing Timing Constraints From the Design Compiler Tool	1-12
	Removing SDC Constraints	1-13
2.	Defining Clocks	
	Creating Real Clocks	2-3

	Creating Virtual Clocks	2-3
	Creating Generated Clocks	2-4 2-5
	Clock Network Effects	2-8
	Specifying Clock Source Latency	2-10
	Specifying Ideal Network Latency	2-11
	Specifying Clock Uncertainty	2-12
	Specifying Ideal Clock Transition	2-14
	Enabling Clock-to-Data Analysis for Ideal Clocks	2-15
	Setting Clocks as Propagated Clocks	2-15
	Unateness of Clocks	2-16
	Propagating a Specific Clock Sense	2-18
	Creating Pulse Clocks	2-19 2-19 2-21 2-21
	Defining the Relationship Between Clock Groups	2-22
	Reporting Clock Related Information	2-23
	Removing Clocks	2-24
3.	Constraining Timing Paths	
	Timing Paths and Path Groups	3-3
	Creating Path Groups	3-4
	Path Delay Analysis for the Same Launch and Capture Clock	3-5
	Path Delay Analysis for Different Launch and Capture Clocks	3-7 3-7 3-8
	Introduction to Input and Output Delays	3-10
	Setting Input and Output Delays for Ports	3-11 3-14

4.

Effect of Input Delay on Clock Ports	3-1
Specifying Timing Exceptions	3-1
Specifying False Path Exceptions	3-1
Specifying Maximum and Minimum Path Delay Exceptions	3-1
Specifying Multicycle Path Exceptions	3-1 3-2
Specifying Path Timing Margin Exceptions	3-2
Specifying Exceptions Efficiently	3-2
Order of Precedence for Exceptions. Precedence Based on Exception Type	3-2 3-2 3-2 3-2
Using Case Analysis	3-2
Disabling Timing Arcs	3-3
Enabling Preset and Clear Timing	3-3
Introduction to Data-to-Data Checks	3-3
Specifying Data-to-Data Checks	3-3 3-3
Enabling Library-Based Data Checks	3-3
Introduction to Clock-Gating Checks	3-3
Specifying Clock-Gating Checks	3-3
Specifying Operating Conditions	
Specifying the Operating Conditions	4
Using Process Labels for PVT Matching	4
Reporting PVT Information	4
On-Chip Variation Delay Analysis	4
Specifying the Timing Derating Factors	4
Introduction to AOCV	4
Setting Up for AOCV Analysis	4.

	Applying AOCV Data	4
	File-Based AOCV Data	4
	Verifying AOCV Data	4
	Introduction to Parametric On-Chip Variation Analysis	4
	POCV Data Formats	4
	Performing Parametric On-Chip Variation Analysis	2
	Introduction to Clock Reconvergence Pessimism Removal	4
	Enabling Clock Reconvergence Pessimism Removal	4
	Reporting Clock Reconvergence Pessimism Removal Calculations	4
5.	Constraining Ports and Nets	
	Specifying Drive Characteristics at Input and Inout Ports	
	Setting a Drive Driving Cell for Ports	
	Setting Drive Resistance	
	Setting an Input Transition Time	
	Removing Drive Characteristics From Ports	
	Specifying Port Load Capacitance	
	Introduction to Ideal Networks	
	Propagation of the Ideal Network Property	
	Creating and Removing Ideal Networks	
	Reporting Ideal Networks	
	Retrieving Ideal Objects	
	Setting Ideal Latency and Ideal Transition Time	
	Ignoring Net Delays During Timing Analysis	į
6.	Performing Parasitic Extraction	
	Specifying the Parasitic Technology Information	

	Specifying the Parasitic Scaling Factors for Extraction	6-4
	Enabling Coupling Capacitance Extraction for Detailed Routed Nets	6-5
	Performing Extraction and Generating Parasitics	6-6
	Back-Annotating Parasitics	6-6
7.	Generating Reports	
	Reporting Timing Paths	7-2
	Reporting the Logical DRC Violations	7-5
	Reporting the QoR	7-7
	Reporting the Delay of a Timing Arc	7-8
	Reporting the Clock or Data Arrival Time at Pins or Ports	7-10
	Checking the Timing Constraints and Settings	7-10
	Checking for Consistency in Timing Analysis or Extraction Settings	7-13
	Analyzing Timing Correlation Between the IC Compiler II and PrimeTime Tools	7-14

Contents ix

Contents x

Preface

This preface includes the following sections:

- About This User Guide
- Customer Support

About This User Guide

The Synopsys IC Compiler II tool provides a complete netlist-to-GDSII design solution, which combines proprietary design planning, physical synthesis, clock tree synthesis, and routing for logical and physical design implementations throughout the design flow.

This guide describes the IC Compiler II implementation and integration flow. For more information about the IC Compiler II tool, see the following companion volumes:

- IC Compiler II Library Preparation User Guide
- IC Compiler II Design Planning User Guide
- IC Compiler II Data Model User Guide
- IC Compiler II Implementation User Guide
- IC Compiler II Graphical User Interface User Guide

Audience

This user guide is for design engineers who use the IC Compiler II tool to implement designs.

To use the IC Compiler II tool, you need to be skilled in physical design and synthesis and be familiar with the following:

- Physical design principles
- The Linux or UNIX operating system
- The tool command language (Tcl)

Related Publications

For additional information about the IC Compiler II tool, see the documentation on the Synopsys SolvNet[®] online support site at the following address:

https://solvnet.synopsys.com/DocsOnWeb

You might also want to see the documentation for the following related Synopsys products:

- Design Compiler[®]
- IC Validator
- PrimeTime[®] Suite

Release Notes

Information about new features, enhancements, changes, known limitations, and resolved Synopsys Technical Action Requests (STARs) is available in the *IC Compiler II Release Notes* on the SolvNet site.

To see the IC Compiler II Release Notes,

- Go to the SolvNet Download Center located at the following address: https://solvnet.synopsys.com/DownloadCenter
- 2. Select IC Compiler II, and then select a release in the list that appears.

Conventions

The following conventions are used in Synopsys documentation.

Convention	Description
Courier	Indicates syntax, such as write_file.
Courier italic	<pre>Indicates a user-defined value in syntax, such as write_file design_list.</pre>
Courier bold	<pre>Indicates user input—text you type verbatim—in examples, such as prompt> write_file top</pre>
[]	Denotes optional arguments in syntax, such as write_file [-format fmt]
	Indicates that arguments can be repeated as many times as needed, such as pin1 pin2 pinN.
I	Indicates a choice among alternatives, such as low medium high
Ctrl+C	Indicates a keyboard combination, such as holding down the Ctrl key and pressing C.
\	Indicates a continuation of a command line.
1	Indicates levels of directory structure.
Edit > Copy	Indicates a path to a menu command, such as opening the Edit menu and choosing Copy.

Customer Support

Customer support is available through SolvNet online customer support and through contacting the Synopsys Technical Support Center.

Accessing SolvNet

The SolvNet site includes a knowledge base of technical articles and answers to frequently asked questions about Synopsys tools. The SolvNet site also gives you access to a wide range of Synopsys online services including software downloads, documentation, and technical support.

To access the SolvNet site, go to the following address:

https://solvnet.synopsys.com

If prompted, enter your user name and password. If you do not have a Synopsys user name and password, follow the instructions to sign up for an account.

If you need help using the SolvNet site, click HELP in the top-right menu bar.

Contacting the Synopsys Technical Support Center

If you have problems, questions, or suggestions, you can contact the Synopsys Technical Support Center in the following ways:

- Open a support case to your local support center online by signing in to the SolvNet site at https://solvnet.synopsys.com, clicking Support, and then clicking "Open A Support Case."
- Send an e-mail message to your local support center.
 - E-mail support_center@synopsys.com from within North America.
 - Find other local support center e-mail addresses at http://www.synopsys.com/Support/GlobalSupportCenters/Pages
- Telephone your local support center.
 - o Call (800) 245-8005 from within North America.
 - Find other local support center telephone numbers at http://www.synopsys.com/Support/GlobalSupportCenters/Pages

1

Defining Modes, Corners, and Scenarios

A block might operate under several different conditions, such as different temperatures and voltages, and might operate in several different functional modes. For timing analysis, each set of conditions is represented by a *corner* and each functional mode is represented by a *mode*. A *scenario* is a combination of a corner and mode used to perform timing analysis and optimization.

Before you start working with a block, you must define the modes, corners, and scenarios that are used for the block, and define the constraints associated with these modes, corners, and scenarios. These tasks are described in the following topics:

- Creating and Removing Modes
- Querying Modes
- Creating and Removing Corners
- Querying Corners
- · Creating a Scenario
- Setting the Active Analysis Types for a Scenario
- Querying Scenarios
- Removing Duplicate Scenarios, Modes, and Corners
- IC Compiler II Timing Constraints
- Setting Timing Constraints

- Converting an SDC File for IC Compiler II Timing Analysis
- Importing Timing Constraints From the Design Compiler Tool
- Removing SDC Constraints

Creating and Removing Modes

To create a functional mode, use the <code>create_mode</code> command. Each mode must have a unique name.

For example, to create a mode named mode1, use the following command:

```
icc2 shell> create mode mode1
```

If you define a mode-specific constraint before creating any modes, the tool creates a mode named default and applies the constraint to this mode.

When you specify or modify mode-specific constraints, they apply only to the *current mode*. To change the current mode to a specific mode, use the <code>current_mode</code> command, as shown in the following example:

```
icc2 shell> current mode mode1
```

To remove modes for the current block, use the remove_modes command. To remove all modes, use the -all option. To remove specific modes, specify the modes using a Tcl list or collection. When you remove a mode, all scenarios associated with that mode are also removed.

For example, to remove the modes named mode1 and mode2, use the following command:

```
icc2 shell> remove modes {mode1 mode2}
```

Querying Modes

To obtain

The current mode, use the current mode command without any arguments.

For example,

```
icc2_shell> current_mode
{"mode1"}
```

A list of modes defined for a block, use the get modes command.

By default, the command returns a collection that contains all modes defined for the current block (similar to the all_modes command). To get the modes for another block, use the <code>-design</code> option.

You can restrict the set of modes returned by the command by filtering the modes based on attribute values (-filter option), associated corners ($-of_objects$ option), or name patterns.

• Detailed information about one or more modes of the current block, use the report modes command.

The report includes the associated scenarios and their active analysis types, for each mode.

The following example reports the detailed information for all modes for the current block:

```
icc2 shell> report modes
```

The following example reports the detailed information of the modes named mode1 and mode2:

```
icc2 shell> report modes {mode1 mode2}
```

See Also

Setting the Active Analysis Types for a Scenario

Creating and Removing Corners

To create a timing corner, use the <code>create_corner</code> command. Each corner must have a unique name.

For example, to create a corner named corner1, use the following command:

```
icc2 shell> create corner corner1
```

If you define a corner-specific constraint before creating any corners, the tool creates a corner named default and applies the constraint to this corner.

When you specify or modify corner-specific constraints, they apply only to the *current* corner. To change the current corner to a specific corner, use the <code>current_corner</code> command, as shown in the following example:

```
icc2 shell> current corner corner1
```

To remove corners for the current block, use the <code>remove_corners</code> command. To remove all corners, use the <code>-all</code> option. To remove specific corners, specify the corners using a Tcl list or collection. When you remove a corner, all scenarios associated with that corner are also removed.

For example, to remove the corners named corner1 and corner2, use the following command:

```
icc2 shell> remove corners {corner1 corner2}
```

Querying Corners

To obtain

• The current corner, use the <code>current_corner</code> command without any arguments.

For example,

```
icc2_shell> current_corner
{"corner1"}
```

• The list of corners defined for a block, use the <code>get_corners</code> command.

By default, the command returns a collection that contains all corners defined for the current block (similar to the all_corners command). To get the corners for another block, use the <code>-design</code> option.

You can restrict the set of corners returned by the command by filtering the corners based on attribute values (-filter option), associated corners (-of_objects option), or name patterns.

 Detailed information about one or more corners of the current block, use the report_corners command.

The report includes the associated scenarios and their active analysis types, for each corner.

The following example reports the detailed information for all corners of the current block:

```
icc2_shell> report corners
```

The following example reports the detailed information for the corners named corner1 and corner2:

```
icc2 shell> report corners {corner1 corner2}
```

Creating a Scenario

To create a timing scenario, use the <code>create_scenario</code> command. Each scenario must have a unique name. By default, when you create a scenario, it combines the current mode with the current corner. To specify the mode, use the <code>-mode</code> option. To specify the corner, use the <code>-corner</code> option.

For example, to create a scenario named scenario1 that combines mode1 with corner1, use the following command:

```
icc2 shell> create scenario -mode mode1 -corner corner1 -name scenario1
```

When you create a scenario, by default, it is active, enabled for all analysis types, and becomes the current scenario. In addition, its mode becomes the current mode and its corner becomes the current corner.

To change the active status of a scenario, use the <code>set_scenario_status -active true|false command</code>. To modify the active analysis types for the scenario, use the <code>set_scenario</code> status command.

To remove scenarios for the current block, use the <code>remove_scenarios</code> command. To remove all scenarios, use the <code>-all</code> option. To remove specific scenarios, specify the corners using a Tcl list or collection.

For example, to remove the scenarios named scenario1 and scenario,2 use the following command:

```
icc2 shell> remove scenarios {scenario1 scenario2}
```

See Also

Setting the Active Analysis Types for a Scenario

Setting the Active Analysis Types for a Scenario

By default, a scenario is active and enabled for all analysis types. To modify the active analysis types for one or more scenarios, use the set_scenario_status command as shown in the following table.

Table 1-1 Analysis Options of the set_scenario_status Command

Analysis type	Command option
All	-all
None	-none
Setup time	-setup true false
Hold time	-hold true false
Leakage Power	-leakage_power true false
Dynamic Power	-dynamic_power true false
Maximum transition time	-max_transition true false
Maximum capacitance	-max_capacitance true false

Table 1-1 Analysis Options of the set_scenario_status Command (Continued)

Analysis type	Command option
Minimum capacitance	-min_capacitance true false

You can temporarily disable the individual analysis settings by using the <code>-active false</code> option. When you use this option, all analysis is disabled for the specified scenarios; however, the individual settings are retained in the design library. When you use the <code>-active true</code> option, the individual settings take effect.

Querying Scenarios

To obtain

• The current scenario, use the current scenario command without any arguments.

For example:

```
icc2_shell> current_scenario
{"scenario1"}
```

• The scenarios defined for a block, use the get scenarios command.

By default, the command returns a collection that contains all scenarios defined for the current block (similar to the all scenarios command).

You can restrict the set of scenarios returned by the command by filtering the scenarios based on attribute values (-filter option), associated corners (-corners option), associated modes (-modes option), or name patterns.

 Detailed information about one or more scenarios of the current block, use the report_scenarios command.

The report includes the scenario name, its associated mode, its associated corner, and its active analysis types, for each scenario.

By default, the command reports all scenarios for the current block.

To report

- o Specific scenarios, use the -scenarios option.
- Scenarios associated with specific modes, use the -modes option.
- o Scenarios associated with specific corners, use the -corners option.

The following example reports the detailed information for all scenarios of the current block:

```
icc2 shell> report scenarios
```

The following example reports the detailed information for the scenarios named scenario1 and scenario2:

```
icc2 shell> report_scenarios -scenarios {scenario1 scenario2}
```

Removing Duplicate Scenarios, Modes, and Corners

To improve runtime and capacity, you can remove duplicate scenarios, corners and modes by using the remove duplicate timing contexts command. This command

- Removes scenarios that are duplicate and have the same scenario status.
- Reassigns the scenarios of the duplicate modes to a common mode and removes the duplicate modes.
 - When reassigning scenarios, the tool creates new corners, if necessary.
- Reassigns the scenarios of the duplicate corners to a common scenario and removes the duplicate corners.

When determining duplicate modes, the tool does not consider the annotated switching activity. Therefore, reapply the switching activity after you run this command.

If you use of the $set_block_to_top_map$ command to map modes, corners, and scenarios at the block level to those at the top level, you must manually update this mapping after you run the $remove_duplicate_timing_contexts$ command. To determine the relationship between the modes, corners, and scenarios at the top level and those at the block level, use the $report_block_to_top_map$ command.

IC Compiler II Timing Constraints

IC Compiler II uses the following classifications for timing constraints:

Mode-specific constraints

Constraints that define or modify the timing graph, which is a weighted graph that represents the timing of a circuit, are mode-specific constraints. Mode-specific constraints include

- Clock definitions
- Maximum and minimum delay constraints

At a minimum, the mode-specific constraints must contain a clock definition for each clock signal.

Corner-specific constraints

Constraints that modify the calculated delay on an object are corner-specific constraints. Corner-specific constraints include

- Operating conditions
- Port load capacitances
- Parasitic information and scaling factors
- Timing derating factors
- Scenario-specific constraints

Constraints that have a delay value and refer to a modal object, such as a clock, are scenario-specific. Scenario-specific constraints include

- Input and output delays
- Clock characteristics, such as clock latency, uncertainty, and transition

At a minimum, the scenario-specific constraints should contain an input delay or output delay for each I/O port.

Netlist-specific constraints

Constraints that apply to all corners, modes, and scenarios are netlist-specific constraints. Netlist-specific constraints include ideal network settings.

They can apply globally to all designs or locally to a specific design. For example, the constraints set by the set ideal network command are netlist-specific.

Setting Timing Constraints

You can specify the timing constraints by loading Synopsys Design Constraints (SDC) files or by using individual SDC commands. For details about the SDC commands, see the *Using the Synopsys Design Constraints Format Application Note*.

To load an SDC file, use the read sdc command.

```
icc2 shell> read sdc block.sdc
```

Important:

If the SDC file does not contain unit settings, they are derived from the main logical library. If the SDC file does contain unit settings, they must be consistent with those in the main logical library.

To ensure efficiency and accuracy during block setup, use the following steps:

- 1. Split the block constraints into separate files as follows:
 - Mode-specific file for each mode
 - Corner-specific file for each corner
 - Scenario-specific file for each scenario
 - Global constraint file for the blocks
- 2. Define all modes, corners, and scenarios for the block.
- 3. Set the current mode, corner, or scenario appropriately, before you apply the corresponding constraints.

When you load an SDC file or run an SDC command, depending on the constraint type, the constraints only apply to the current scenario or its associated mode or corner.

For example, assume a block that has the following:

- Two modes named M1 and M2
- A corner named C
- Two scenarios as follows:
 - A scenario named M1@C, which is the combination of mode M1 and corner C
 - A scenario named M2@C, which is the combination of mode M2 and corner C

The following example script shows how to create modes, corner, and scenarios and apply the corresponding constraint and settings:

```
#Create all modes, corners, and scenarios

create_mode M1
create_mode M2

create_corner C

create_scenario -mode M1 -corner C -name M1@C
create_scenario -mode M2 -corner C -name M2@C

#Apply all modes, corners, and scenarios specific constraints and settings

current_mode M1
read_sdc M1_mode.sdc

current_mode M2
read_sdc M2_mode.sdc
```

```
current_corner C
read_sdc C_corner.sdc;
## Apply TLU Plus settings, extraction options, and other settings
current_scenario M1@C
read_sdc M1@C_scenario.sdc
current_scenario M2@C
read_sdc M2@C_scenario.sdc
```

Converting an SDC File for IC Compiler II Timing Analysis

The IC Compiler II tool supports only OCV timing analysis. If your SDC file is written for best-case/worst-case (BCWC) timing analysis, you must convert the SDC file into two OCV SDC files.

To automatically convert your BCWC SDC files into two OCV SDC files,

1. Create a mode for your design using the <code>create_mode</code> command, as described in Creating and Removing Modes.

For example,

```
icc2_shell> create_mode my_mode
```

- 2. Create the following for the best-case constraints:
 - A corner by using the create_corner command, as described in Creating and Removing Corners.
 - A scenario by using the create_scenario command, as described in Creating a Scenario.

The best-case scenario is not used for setup analysis. Therefore, disable setup analysis for this scenario by using the <code>set_scenario_status -setup</code> false command, as described in Setting the Active Analysis Types for a Scenario.

For example,

```
icc2_shell> create_corner bc_corner
icc2_shell> create_scenario -mode my_mode -corner bc_corner \
    -name bc_scenario
icc2_shell> set_scenario_status -setup false bc_scenario
```

3. Read the best-case constraints from the BCWC SDC file by using the read_sdc command.

By default, the IC Compiler II tool reads all constraints in the SDC file. To limit the constraints to only the best-case constraints, set the

time.convert_constraint_from_bc_wc application option to bc_only before reading the SDC file.

For example,

```
icc2_shell> set_app_options \
    -name time.convert_constraint_from_bc_wc -value bc_only
icc2 shell> read sdc bc wc.sdc
```

4. Create a corner and scenario for the worst-case constraints.

The worst-case scenario is not used for hold analysis. Therefore, disable hold analysis for this scenario by using the set scenario status -hold false command

For example,

```
icc2_shell> create_corner wc_corner
icc2_shell> create_scenario -mode my_mode -corner wc_corner \
    -name wc_scenario
icc2_shell> set_scenario_status -hold false wc_scenario
```

5. Read the worst-case constraints from the BCWC SDC file by using the <code>read_sdc</code> command.

To limit the constraints to only the worst-case constraints, set the time.convert_constraint_from_bc_wc application option to wc_only before reading the SDC file.

For example,

```
icc2_shell> set_app_options \
    -name time.convert_constraint_from_bc_wc -value wc_only
icc2 shell> read sdc bc wc.sdc
```

6. Reset the time.convert constraint from bc wc application option to none.

For example,

```
icc2_shell> set_app_options \
   -name time.convert constraint from bc wc -value none
```

Importing Timing Constraints From the Design Compiler Tool

To import timing constraints from the Design Compiler tool to the IC Compiler II tool, use the following steps:

1. Generate the constraints from the Design Compiler tool by using the write timing context command.

By default, this command generates the timing constraints for all scenarios, both active and inactive, and the scenario-independent timing constraints for the block. To generate the timing constraints for specific scenarios, use the -scenarios option.

The output of the write_timing_context command is a directory that contains the following files:

- A Tcl script named top.tcl that creates and populates the modes, corners, and scenarios.
- A Tcl script named design.tcl that contains the scenario-independent timing constraints.
- A Tcl script for each scenario that contains the constraints for the scenario.
- 2. Create the corresponding modes, corners, and scenarios and apply the constraints in the IC Compiler II tool by sourcing the top.tcl script.

The following example generates the timing constraints for all active scenarios and the scenario-independent timing constraints from the Design Compiler tool:

The following example imports the constraints generated by the Design Compiler tool into the IC Compiler II tool:

```
icc2_shell> open_block BLK1
icc2 shell> source BLK1 const/top.tcl
```

Removing SDC Constraints

To remove SDC constraints from a block, use the remove sdc command.

By default, the command removes all SDC constraints in the current block. However, you can control the SDC constraints that are removed as follows:

• To remove the constraints from specific modes, corners, or scenarios, use the -modes, -corners, or -scenarios option.

For example, to remove the mode-specific constraints from mode M1, corner-specific constraints from the C1 and C2 corners, and the scenario-specific constraints from the M1C1 and M1C2 scenarios, use the following command:

```
icc2_shell> remove_sdc -modes M1 -corners {C1 C2} \
    -scenarios {M1C1 M1C2}
```

- To remove the design-specific constraints that are not associated to any mode, corner, or scenario, use the <code>-design</code> option.
- To include or exclude specific types of constraints from removal, use the -include or -exclude option.

For example, to remove only the case analysis settings, use the following command:

```
icc2 shell> remove_sdc -include case_analysis
```

To remove all the SDC constraints except for ideal network settings, use the following command:

```
icc2 shell> remove_sdc -exclude ideal_network
```

For a complete list of valid values for the <code>-include</code> and <code>-exclude</code> options, see the man page for the <code>remove_sdc</code> command.

2

Defining Clocks

An essential part of timing analysis is to accurately specify clocks and clock effects, such as latency and uncertainty. To specify, report, and analyze clocks see the following topics:

- Creating Real Clocks
- Creating Virtual Clocks
- Creating Generated Clocks
- Clock Network Effects
- Specifying Clock Source Latency
- Specifying Ideal Network Latency
- Specifying Clock Uncertainty
- Specifying Ideal Clock Transition
- Enabling Clock-to-Data Analysis for Ideal Clocks
- Setting Clocks as Propagated Clocks
- Unateness of Clocks
- Propagating a Specific Clock Sense
- Creating Pulse Clocks
- Defining the Relationship Between Clock Groups

- Reporting Clock Related Information
- Removing Clocks

Creating Real Clocks

A real clock is a clock that physically exists and is defined on pin or port objects of a block. To create a real clock, use the <code>create_clock</code> command and specify the following information:

- The period of the clock by using -period option
- The source objects, pins or ports, on which to create the clock
 If you do not specify the source objects, the tool creates a virtual clock.

In addition, you can specify the following:

- The waveform of the clock by using the -waveform option
 If you do not specify the waveform, by default, the tool uses a 50 percent duty cycle with a rising edge at time zero and a falling edge at one-half the period.
- A name for the clock with the -name option
 If you do not specify a name explicitly, the clock gets its name from the source object.
- Additional clocks on the same source object by using the -add option
 If you do so, you must specify names for the additional clocks by using the -name option.

The following commands create a clock on the port named CLK, and another clock named CLK_1 with a rising edge at 1.0 and a falling edge at 2.0 on the same port:

```
icc2_shell> create_clock -period 5.0 [get_ports CLK]
icc2_shell> create_clock -period 4.0 -waveform {1.0 2.0} \
    -name CLK 1 -add [get ports CLK]
```

Creating Virtual Clocks

A Virtual clock is a clock that physically does not exist, but it can be used to constrain a block. To create a virtual clock, use the <code>create_clock</code> command and specify the following information:

- The period of the clock by using -period option
- A name for the clock with the -name option

In addition, you can specify the following:

The waveform of the clock by using the -waveform option
 If you do not specify the waveform, by default, the tool uses a 50 percent duty cycle with a rising edge at time zero and a falling edge at one-half the period.

The following command create a clock named CLK VIR that has a default waveform.


icc2 shell> create_clock -period 5.0 -name CLK_VIR

Creating Generated Clocks

A clock that is generated based on another clock is called a generated clock.

The following figure shows an example of the clock generation logic for a divide-by-two generated clock, and the ideal waveforms of the original (master) clock and the generated clock.

Figure 2-1 Divide-by-two Clock Generator



The tool does not derive the behavior of the generated clock from the logic. You must specify the behavior of the generated clock, in terms of the master clock, by using the <code>create_generated_clock</code> command. When you do so, you must specify the following information:

- The source objects, ports, pins, or nets, on which to create the generated clock
- The source of the master clock by using the -source option
- How the frequency or the waveform of the generated clock is derived, by using one of the following three methods:
 - o To derive the generated clock frequency by dividing the master clock frequency, use the <code>-divide</code> by option and specify the division factor.
 - o To derive the generated clock frequency by multiplying the master clock frequency, use the <code>-multiply_by</code> option and specify the multiplication factor.

 To derive the generated clock waveform based on specific edges of the master clock, use the -edges option and specify the list of edges of the master clock to use.

Optionally, you can do the following:


- Specify a name for the generated clock by using the -name option.
 If you do not specify a name for the generated clock, the tool uses the name of the first object in the list of source objects you specified.
- Add multiple generated clocks on the same generated clock source object by using the -add option.
 - When you do so, you must specify the master clocks for the additional generated clocks by using the <code>-master clock</code> option.
- Consider only the combinational paths between the generated clock source and the
 master clock source, when calculating the source latency of the generated clock, by
 using the -combinational option.
 - During timing analysis, by default, the tool considers both the combinational and sequential paths between the generated clock source and the master clock source.
- For divide-by or multiply-by generated clocks created with the-divide_by or -multiply by option, invert the generated clock waveform by using the -invert option.
- For multiply-by generated clocks created with the <code>-multiply_by</code> option, change the duty cycle of the generated clock by using the <code>-duty</code> cycle option.
- For generated clocks derived from specific edges of the master clock with the <code>-edges</code> option, delay or shift the selected master clock edges by using the <code>-edge shift</code> option.

Generated Clock Examples

The following example creates two generated clocks named DIV2A and DIV2A_INV that has half the frequency of the master clock named CLKA. In addition, the waveform of the generated clocks named DIV2 INV is inverted from that of the master clock.

The following figure shows the waveforms for the master clock and generated clocks of this example.

Figure 2-2 Waveforms of the Master Clock and Divide-by-Two Generated Clocks




The following example creates a generated clock named MULT2B that has twice the frequency on the master clock named CLKB and a 75% active duty cycle.

```
icc2_shell> create_generated_clock -name MULT2B -duty_cycle 75 \
    -source [get_ports CLKB] -multiply_by 2 \
    [get pins U29/GC]
```

The following figure shows the waveforms for the master clock and generated clock of this example.

Figure 2-3 Waveform of the Master Clock and Multiply-by-Two Generated Clock



The following example creates a master clock named CLKC and a generated clocks named DIV3C that has a waveform based on the third, fifth, and ninth edge of the master clock and each edge shifted by 2.2 time units.

```
icc2_shell> create_clock -period 2.2 -name CLKC [get_ports CLKC]
icc2_shell> create_generated_clock -name DIV3C \
   -edges {3 5 9} -edge_shift {2.2 2.2 2.2} \
   -source [get_ports SYSCLK] [get_pins U41/QN]]
```


The report clocks command reports the specified clocks as follows:

p - propagated_clock
G - Generated clock

Clock	Period	Waveform	Attrs	Sources
CLKC	2.20	{0 1.1}	G	{CLKC
DIV3C	6.60	{4.4 6.6}		{U41/Q}
Generated	Master	Generated	Waveform	
Clock	Source	Source	Modification	
DIV3C	MYCLK	U41/Q	edges(3 shifts(2	5 9)

The following figure shows the waveforms for the master clock and generated clock of this example.

Figure 2-4 Waveforms of the Master Clock and Divide-by-Three Generated Clock With Shifted Edges



The following example creates a generated clock named CLKD and specifies that the tool uses only combinational paths between the generated clock source and mater clock source, when calculating the source latency for this generated clock:

The following figure shows the all available paths between the generated clock source and mater clock source for this example.

CLKD Combinational Path

Sequential Path

U52

TESTCLK

Figure 2-5 Paths in a Generated Clock Source Network

Clock Network Effects

A clock network has the following characteristics:

Latency

This is the amount of time a clock signal takes to propagated from the original clock source to the sequential elements in the design.

The latency consists of the following two components:

Source latency.

This is the delay from the clock source to the clock definition pin in the design.

Network latency

This is the delay from the clock definition point to the register clock pin.

You can represent the network latency by using one of the following methods:

- Estimating and explicitly specifying the latency of each clock
 - This is referred to as ideal network latency and the corresponding clocks are referred to as ideal clocks. Ideal clocks are usually used before you perform clock tree synthesis.
- Allowing the tool to compute the latency by propagating the delays along the clock network

This is referred to as propagated network latency and the corresponding clocks are referred to as propagated clocks. Propagated clocks should be used only after you perform clock tree synthesis.

Uncertainty

This is the maximum variation in the clock arrival time at the register clock pins of the same clock or different clocks.

The clock uncertainty has the following two components:

- The clock jitter, which is the variation in the generation of successive edges of clock at the source clock, with respect to an ideal clock waveform
- The clock skew, which is the difference in clock arrival times resulting from different propagation delays from the clock source of the block to the different register clock pins.


This is applicable only before clock tree synthesis. After clock tree synthesis, the clock skew is accounted for by the propagated clock network latency.

· Transition time

This is the amount of time it takes for a signal to change from logic low to logic high (rise time), or from logic high to logic low (fall time).

The following figure shows the timing effects of clock networks.

Figure 2-6 Clock Network Effects



Specifying Clock Source Latency


To set a source latency for both ideal and propagated clocks, use the set_clock_latency
-source command specify the following information:

- · The delay value
- The list of objects affected, which can contain one or more clocks, ports, or pins.
 If the list of objects specified are pins or ports, you must specify the clock associated with the ideal network latency by using the -clock option.

In addition, you can specify

• The early and late variation in the source latency by using the <code>-early</code> and <code>-late</code> options. The tool uses the most restrictive source latency value (either early or late) for each startpoint and endpoint clocked by the constraining clock. For a setup check, it uses the late value for each startpoint and the early value for each endpoint. For a hold check, it uses the early value for each startpoint and the late value for each endpoint, as shown in the following figure.

Figure 2-7 Early and Late Source Latency Waveforms



• The dynamic variation component of the source latency, which is the component that differs between successive clock cycles, by using the -dynamic option.

For designs with multiple scenarios, by default, the source latency applies only to the current scenario. To specify the source latency for

- All the scenarios of a specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.

When you use this option, you cannot use the -modes or -corners options.

The following commands specify the source latency of the clock CLK1 with an external clock network delay varying from 1.5 to 2.5 and having a dynamic component of 0.5:

```
icc2_shell> set_clock_latency 1.5 -source -early -dynamic 0.5 \
    [get_clocks CLK1]
icc2_shell> set_clock_latency 2.5 -source -late -dynamic 0.5 \
    [get_clocks CLK1]
```

To remove the source latency you specify with the <code>set_clock_latency</code> command, use the remove clock latency command.

Specifying Ideal Network Latency

To specify a clock as an ideal clock, use the <code>set_ideal_network</code> command. Until you complete clock tree synthesis, specify all clocks as ideal.

To specify the ideal network latency, use the <code>set_clock_latency</code> command and specify the following information:

- The delay value
- The list of objects affected, which can contain one or more clocks, ports, or pins.

If the list of objects specified are pins or ports, you must specify the clock associated with the ideal network latency by using the -clock option.

If you specify the ideal latency on a pin or port of a clock network and also the corresponding clock object, the value applied on the pin or port applies to all the register clock pins in the fanout and it overrides latency applied to the clock object.

In addition, you can restrict the ideal network latency setting to only

- The rising or falling edges of the clock by using the -rise or -fall option. Otherwise, the setting applies to both rising and falling edges.
- The minimum or maximum operating condition by using the -min or -max option. Otherwise, the setting applies to all operating conditions.

For designs with multiple scenarios, by default, the ideal clock latency applies only to the current scenario. To specify the ideal clock network latency for

- All the scenarios of a specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.

When you use this option, you cannot use the -modes or -corners options.

The following example sets the expected rise latency to 1.2 and the fall latency to 0.9 for the clock names CLK1 for the current design:

```
icc2_shell> set_clock_latency -rise 1.2 [get_clocks CLK1]
icc2_shell> set_clock_latency -fall 0.9 [get_clocks CLK1]
```


To remove the ideal network latency you specify with the set_clock_latency command, use the remove clock latency command.

Specifying Clock Uncertainty

To specify the clock uncertainty, use the <code>set_clock_uncertainty</code> command and specify the uncertainty value and one of the following:

- A simple uncertainty or jitter, which is the uncertainty between successive edge of the same clock, by specifying an object list consisting of clocks, ports, or pins
 - The simple uncertainty applies to all the register clock pins in the fanout of the clocks, ports, or pins you specify.
- An interclock uncertainty between two clocks by using one of the following methods:
 - o The source clock by using the -from, -rise from, or -fall from option
 - o The destination clock by using the -to, -rise to, or -fall to option
 - When you specify the interclock uncertainty between two clocks, if you have timing paths from the first clock to the second and from the second clock to the first, you must specify the uncertainty for both directions, even if the value is the same.

Figure 2-8 Simple and Interclock Uncertainty



To specify the simple clock or interclock uncertainty for

- Setup checks, use the -setup option.
- Hold checks, use the -hold option.

For designs with multiple scenarios, by default, the clock uncertainty applies only to the current scenario. To specify the clock uncertainty for

- All the scenarios of a specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.

 When you use this option, you cannot use the -modes or -corners options.

For example, to set a simple setup uncertainty of 0.21 and a hold uncertainty of 0.33 for all paths leading to endpoints clocked by the clock named CLK1, use the following commands:

```
icc2_shell> set_clock_uncertainty -setup 0.21 [get_clocks CLK1]
icc2_shell> set_clock_uncertainty -hold 0.33 [get_clocks CLK1]
```

To set an interclock uncertainty of 2 between clocks named CLKA and CLKB, for both setup and hold, use the following commands:

To remove clock uncertainty settings, use the remove clock uncertainty command.

Specifying Ideal Clock Transition

The default transition time of an ideal clock is zero. To specify a nonzero transition time for an ideal clock, use the set clock transition command and specify the following:

- The ideal transition value
- The list of clocks it applies to

In addition, you can specify that the transition time applies to only

- The rising or falling edges of the clock by using the-rise or -fall option.
- The minimum conditions or maximum conditions by using the -min or -max option.

For designs with multiple scenarios, by default, the ideal clock transition applies only to the current scenario. To specify the ideal clock transition for

- All the scenarios of a specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.
 When you use this option, you cannot use the -modes or -corners options.

The tool uses the transition times you specify for all register clock pins in the transitive fanout of clocks you specify.

For example, for the current scenario, to specify a transition time of 0.64 at the clock pins of all the registers of the clock named CLK1, use the following command:


```
icc2 shell> set_clock_transition 0.64 [get_clocks CLK1]
```

To remove the ideal transition specified by this command, use the remove_clock_transition command.

Enabling Clock-to-Data Analysis for Ideal Clocks

If a clock reaches a pin of cell that is not a clock pin (sequential pin), as shown in the following figure, the tool identifies it as a clock-to-data pin by settings its pin_is_clock_to_data pin attribute to true.

Figure 2-9 Clock-to-Data Pin



You can use the following command to identify the clock-to-data pins in your block:

If a propagated clock reaches a clock-to-data pin, the tool uses the propagated clock arrival time as the data arrival time and the propagated clock transition time as the data transition time at the pin.

When an ideal clock reaches a clock-to-data pin, by default, the tool does not use the ideal clock latency as the data arrival time and the ideal clock transition time as the data transition time at the pin. To use the ideal clock latency and transition time at the clock-to-data pin, set the time.enable_clock_to_data_analysis application option to true.

Setting Clocks as Propagated Clocks

To set clocks as ideal clocks, use the <code>set_propagated_clock</code> command. Change the clocks in the design from ideal to propagated only after you perform clock tree synthesis. When you change the clocks to propagated, the tool uses the actual network latency and transition values for the clock.

When you perform IC Compiler II clock tree synthesis, the tool automatically changes all clocks to propagated. To manually set a clock as a propagated clock, use the following steps:

1. Remove the ideal clock transitions, which you set previously with the set_clock_transition command, by using the remove_clock_transition command.

For example,

```
icc2 shell> remove clock transition CLKA
```

2. Remove the ideal network latency, which you set previously with the set_clock_latency command, by using the remove_clock_latency command.

For example,

```
icc2 shell> remove clock latency CLKA
```

However, you still need to keep the clock source latency you specified with the set clock latency -source command.

3. Modify the clock uncertainty to model clock jitter but not clock skew by respecifying only the clock jitter using the set clock uncertainty command.

For example,

```
icc2 shell> set_clock_uncertainty 0.1 CLKA
```

4. Set the clocks as propagated by using the set propagated clock command.

For example,

```
icc2 shell> set_propagated_clock CLKA
```

To change propagated clocks back to ideal clocks, use the <code>remove_propagated_clocks</code> command.

Unateness of Clocks


A clock signal is

- Positive unate if a rising edge at the clock source can only cause a rising edge at the register clock pin, and a falling edge at the clock source can only cause a falling edge at the register clock pin.
- Negative unate if a rising edge at the clock source can only cause a falling edge at the
 register clock pin, and a falling edge at the clock source can only cause a rising edge at
 the register clock pin. In other words, the clock signal is inverted.

 Non-unate if the clock sense is ambiguous as a result of non-unate timing arcs in the clock path. For example, a clock that passes through an XOR gate is not unate. The clock sense could be either positive or negative, depending on the state of the other input to the XOR gate.

The following figure shows examples of clock logic that result in unate and non-unate clock signals.

Figure 2-10 Unate and Non-Unate Clock Signals



Propagating a Specific Clock Sense

If clock network contains only logic that results in positive or negative unate clock signals, the tool can derive the sense of the clock signal arriving at each register clock pin. If the clock network contains logic that results in a non-unate clock signal, you can resolve this ambiguity by using the <code>set_sense</code> command to only propagate a specific sense of a clock as follows:

- To propagate only the positive sense of the clock beyond a specific point, use the -positive option.
- To propagate only the negative sense of the clock beyond a specific point, use the -negative option.

You can use the set_sense command to stop a clock from propagating beyond a specific point as follows:

• To stop a clock from propagating beyond a specific point and consider that point to be a clock sink, use the -clock leaf option.

Because the specified point is considered as a clock sink, the tool

- Sets the is_clock_used_as_clock attribute to true on the pin on the path fanning into this point
- Performs clock gating checks with respect to this point
- To stop a clock from propagating beyond a specific point, but not consider it as a clock sink, use the -stop propagation option.

Because the specified point is not considered as a clock sink, the tool

- O Does not set the is_clock_used_as_clock attribute to true on the pin on the path fanning into this point
- Does not perform clock gating checks with respect to this point

The -positive, -negative, -logical_stop_propagation, and -stop_propagation options are mutually exclusive.

If multiple clocks can reach that pin you specify, you can restrict the setting to certain clocks by using the -clocks option.

To reverse the effects of set sense command, use the remove clock sense command.

The following example propagates only the positive sense of the clock named CLK1 and the negative sense of the clock named CLK2 beyond the cell pin named U29/z:

The following example prevents the tool from propagating all clocks, both as clock and data, beyond the pin named U32/z:

```
icc2 shell> set sense -stop propagation [get pins U32/z]
```

Creating Pulse Clocks

A pulse clock, which are often used to improve performance and reduce power consumption, consists of a sequence of short pulses whose rising and falling edges are both triggered by the same edge of another clock.

To analyze the timing of a circuit containing pulse clocks, the tool needs information about the timing characteristics of the clock. To do so, you can use a pulse generator cell that has been characterized in its .lib library description. In that case, no additional action is necessary to specify the pulse clock characteristics. For information about specifying the pulse generator characteristics of a library cell, see the Library Compiler documentation.

If characterized pulse generator cells are not available in the library, you must specify the pulse clock characteristics at each pulse generation point in the design by using one of the following methods:

• Use the <code>create_generated_clock</code> command to describe the pulse timing with respect to the source clock.

This creates a new clock domain at the pulse generation point.

• Use the set_sense command to specify the sense of the generated pulses with respect to the source clock.

This does not create a new clock domain, but merely specifies the sense for an existing clock downstream from the specified point.

Creating a Pulse Clock With the create_generated_clock Command

You can use the-edges option with the <code>create_generated_clock</code> command to create a pulse clock. When using the-edges option,

- The position of the repeated digit determines whether an active-high or active-low pulse is generated.
- The edge number that is repeated determines the type of edge in the master clock used to trigger the pulse.


For example, if the

- Rising edge of the source triggers a high pulse, use the <code>-edges {1 1 3}</code> option setting.
- Falling edge of the source triggers a high pulse, use the -edges {2 2 4} option setting.
- Rising edge of the source triggers a low pulse, use the -edges {1 3 3} option setting.
- Falling edge of the source triggers a low pulse, use the -edges {2 4 4} option setting.

Specifying the generated clock as a pulse clock using repeated edge digits ensures correct checking of delays between the source clock and the pulse clock.

Consider the pulse clock circuit shown in the following figure:

Figure 2-11 Pulse Clock Specified as a Generated Clock



Edge number 1 of the source triggers both the rising and falling edges of the pulse clock. The pulse width is determined by the delay of the inverter.

To specify the generated pulse clock CLKP as a generated clock:

Defining a Pulse Clock With the set_sense Command

You can use the <code>-pulse</code> option with the <code>set_sense</code> command to specify an existing clock as a pulse clock.

To define a

- High pulse that is rise triggered, use the -pulse rise_triggered_high_pulse option setting.
- Low pulse that is rise triggered, use the -pulse rise_triggered_low_pulse option setting.
- High pulse that is fall triggered, use the -pulse fall_triggered_high_pulse option setting.
- Low pulse that is fall triggered, use the -pulse fall_triggered_low_pulse option setting.

The pulse clock is not defined as a separate clock domain. Instead, only the specified sense of the source clock is propagated downstream beyond the specified point in the clock network.

The following command specified that the clock at the output of the cell named U21 is a pulse that rises and falls on the rising edge of the source clock:

Specifying the Nominal Width of a Pulse Clock

The nominal width of the generated pulses is zero whether you use a pulse generator cell defined in the library, the <code>create_generated_clock</code> command, or the <code>set_sense</code> command. To determine the actual pulse width, the tool considers the different rise and fall latency values at the pulse generator output pin:

```
(high pulse width) = (fall network latency) – (rise network latency)
```

(low pulse width) = (rise network latency) – (fall network latency)

You can use the <code>set_clock_latency</code> command to specify the latency values (and therefore the pulse width) explicitly for an ideal clock, or you can allow the tool to calculate the propagated latency from the circuit for a propagated clock.

For example, to set an ideal pulse width to 0.5 for high pulses, for all registers downstream from the output of the cell named U21, and with an overall latency of 0.6, use the following commands:

```
icc2_shell> set_clock_latency -rise 0.6 [get_pins and2.z]
icc2_shell> set_clock_latency -fall 1.1 [get_pins and2.z]
```

Defining the Relationship Between Clock Groups

For designs with multiple clocks, by default, the tool checks for timing paths between all clocks during timing analysis. However, if there is no interaction between specific clocks, you can specify that information by using <code>set_clock_groups</code> command, which can reduce the runtime for timing analysis.

When you use the set_clock_groups command, you must specify the following information:

- · The relationship between the clock groups as one of the following:
 - O Physically exclusive by using the -physically_exclusive option
 The tool assumes that these clock groups do not coexist in the design. Therefore, it does not check for timing paths between theses clock groups and does not perform crosstalk analysis between the nets of the clock groups.
 - O Logically exclusive by using the -logically_exclusive option
 The tool assumes that there is no phase relationship between these clock groups.
 Therefore, it does not check the timing paths between the clocks. However, it performs crosstalk analysis between the nets of the clock groups.
 - Asynchronous by using the -asynchronous option
 The tool assumes that there is no phase relationship between these clock groups.
 Therefore, it does not check the timing paths between the clocks. However, it performs crosstalk analysis between the nets of the clock groups using infinite arrival
- One or more clock groups by using the -group option one or more times
 If you specify the -group option
 - One time, the tool assumes the specified relationship between the clocks in that group and all other clocks in the design.
 - Two or more times, tool assumes the specified relationship between each pair of clock groups.

Optionally, you can

time windows.

Specify a name for the clock grouping by using the -name option
 If you do not specify a name, the tool derives a unique name for each grouping.

• Enable timing analysis between specific clocks of asynchronous grouping, specified with the -asynchronous option, by using -allow paths option.

To remove clock grouping declarations made with the <code>set_clock_groups</code> command, use the <code>remove clock groups</code> command.

For example, to specify that clock CK1 is physically exclusive with respect to all other clocks in the design, use the following command:

```
icc2 shell> set_clock_groups -physically_exclusive -group {CK1}
```

To specify that clocks CK2 and CK3 are logically exclusive with clocks CK4 and CK5, use the following command:

```
icc2_shell> set_clock_groups -logically_exclusive \
  -group {CK2 CK3} -group {CK4 CK5}
```

To specify that clocks CK6, CK7, and CK8 are asynchronous with respect to each other, use the following command:

```
icc2_shell> set_clock_groups -asynchronous \
   -group {CK6} -group {CK7} -group {CK8}
```

Reporting Clock Related Information

To get a report on clocks that have been defined with the <code>create_clock</code> and <code>create_generated_clock</code> commands, use the <code>report_clocks</code> command. By default, this command reports

- The period, waveform, attributes, and source for all clocks.
- The master clock source, master clock name, and waveform modification for all generated clocks.

Optionally, you can also report the following:

- Information for selected clocks by specifying the clock names
- Ideal clock network characteristics, including the source and network latency specified
 with the set_clock_latency command, uncertainty specified with the
 set_clock_uncertainty command, and ideal transition specified with the
 set_clock_transition command by using the -skew option
- Clock grouping information specified with the set_clock_groups command by using the -groups option
- Clock information for selected modes by using the -modes option

To create a collection of clocks, use the get clocks or all clocks command. To distinguish between a clock object and port object that share the same name, use the get clocks and get ports commands.

For example, to generate a report on the clocks that have a period less than or equal to 15.0, use the following command:

```
icc2 shell> report clocks [get clocks -filter "period <= 15.0" *]</pre>
Attributes:
    d - dont touch network
```

Clock Period Waveform Attrs Sources

 $f - fix \overline{h}old$ p - propagated_clock
G - generated_clock

PCI_CLK SDRAM_CLK SD_DDR_CLK SYS_CLK	15.00 7.50 7.50 8.00	{0 7.5} {0 3.75} {0 3.75} {0 3.75} {0 4}	G	<pre>{pclk} {sdram_clk} {sd_CK} {sys_clk}</pre>
Generated Clock	Master Source	Generated Source	Master Clock	Waveform Modification
SD_DDR_CLK	sdram_clk	{sd_CK}	SDRAM_CLK	divide_by(1)

Removing Clocks

To remove a

- Real or virtual clock created with the create clock command, use the remove clocks command.
- Generated clock created with the create generated clock command, use the remove generated clocks command.

3

Constraining Timing Paths

A timing path is a point-to-point sequence through a design that starts at a register clock pin or an input port, passes through combinational logic elements, and ends at a register data input pin or an output port.

The following topics provide information about timing paths and tasks related to constraining timing paths:

- Timing Paths and Path Groups
- Creating Path Groups
- Path Delay Analysis for the Same Launch and Capture Clock
- Path Delay Analysis for Different Launch and Capture Clocks
- Introduction to Input and Output Delays
- Setting Input and Output Delays for Ports
- Specifying Timing Exceptions
- Specifying False Path Exceptions
- Specifying Maximum and Minimum Path Delay Exceptions
- Specifying Multicycle Path Exceptions
- Specifying Path Timing Margin Exceptions
- Specifying Exceptions Efficiently

- Order of Precedence for Exceptions
- Using Case Analysis
- Disabling Timing Arcs
- · Enabling Preset and Clear Timing
- Introduction to Data-to-Data Checks
- Specifying Data-to-Data Checks
- Enabling Library-Based Data Checks
- Introduction to Clock-Gating Checks
- Specifying Clock-Gating Checks


Timing Paths and Path Groups

The IC Compiler II tool analyzes and optimizes timing paths in the design. Each path has a

- Startpoint, where data is launched.
 - The startpoint of a path is a clock pin of a sequential element or an input port of the design. The arrival of an active clock edge at a startpoint launches data through the path. An input port can be considered a startpoint due to the arrival of data launched by an external source.
- Endpoint, where the data is captured after it traverses through combinational logic.
 The endpoint of a path is a data input pin of a sequential element or an output port of the design. The arrival of an active clock edge at the clock input of the capture device captures data at the end of the path. An output port can be considered an endpoint due to the external capture of the data leaving the output port.

The following figure shows an example of a design and its timing paths.

Figure 3-1 Timing Path Types



Each path starts at a data launch point, passes through some combinational logic, and ends at a data capture point:

- Path 1 starts at an input port and ends at the data input of a sequential element.
- Path 2 starts at the clock pin of a sequential element and ends at the data input of a sequential element.
- Path 3 starts at the clock pin of a sequential element and ends at an output port.
- Path 4 starts at an input port and ends at an output port.

Each path in the design has an associated timing slack. The slack is a time value that can be positive, zero, or negative. The single path having the worst slack is called the critical path. This is the path that has the most negative slack, or if there are no timing violations, the one with the smallest slack among all paths in the design.

The tool organizes timing paths into groups, and performs timing analysis and optimization separately for each group. By default, there is one path group for each clock in the design. All timing paths clocked by a given clock at the path endpoint belong to the path group for that clock.

The tool also creates a path group called **default** (including the asterisks). The **default** group contains any paths that cannot be categorized by the clock used at the path endpoint, such as feedthrough and asynchronous paths.

All timing paths within a path group are optimized for timing together, starting with the critical path.

All path groups have the same weight by default, and paths within a group are optimized and reported separately from other path groups. Within each path group, the tool optimizes and improves the timing of the critical path until another paths in the group becomes more critical.

Creating Path Groups

To change the paths in a path groups, you can use the group path command as follows:

- Create a new path group and specify its name by using the -name option.
- Assign paths to an existing path group and specify the existing path group name by using the -name option.
- Move paths from their current path group to the default path group they belong by using the -default option.

To identify the timing paths, use one or more of the following methods:

- Specify the startpoint of the path by using the -from, -rise from, or -fall from option
- Specify one or more throughpoints of the path by using the -through, -rise_through, or -fall_through option one or more times
- Specify the endpoint of the path by using the -to, -rise to, or -fall to option

You can influence how optimization handles the path group as follows:

- Change the weight of the path group by using the -weight option.
- Specify a critical range to identify critical paths for optimization by using the -critical range option.

The tool works on all critical paths within the range specified by the <code>-critical_range</code> option, starting from the most critical path.

The following example creates a path group named slct that has weight of 2.5, a critical range of 5, and consisting of all the timing paths starting from the register named slct_reg. It then adds the timing paths starting from the input port named slct_nxt to this path group. However, it removes the paths that start at the input port named slct_nxt and go through both the pins named U29/A and U54/Y from this group and returns these paths to their default path group.

```
icc2_shell> group_path -name slct -weight 2.5 -critical_range 5 \
    -from [get_cells slct_reg]
icc2_shell> group_path -name slct -from [get_ports slct_nxt]
icc2_shell> group_path -default [get_ports slct_nxt] \
    -through [get_pin U29/A] -through [get_pin U54/Y]
```

To report path group information, use the report_path_groups command and to remove path groups, use the remove path groups command.

Path Delay Analysis for the Same Launch and Capture Clock

By default, the tool checks for data arrival at the next capture clock edge following the launch event. For a single-clock design, launch occurs on a clock edge and capture occurs at the next clock edge.

The following figure shows how the tool determines the setup and hold constraints for a path that is launched and captured by the same clock, which has a period of 10.

Clock at launch flip-flop (FF1)

Launch delay

FF2

Combinational logic

Capture delay

Clock at capture flip-flop (FF2)

Figure 3-2 Setup and Hold Analysis for the Same Launch and Capture Clock

During timing analysis the tool performs

0

• A setup check to verify that the data launched from FF1 at time 0 arrives at the D input of FF2 in time to meet the setup requirements of the capture edge at time 10.

10

If the data takes too long to arrive and it does not meet the data setup requirements, the tool reports a setup violation.

20

30

- A hold check to verify that the data launched from FF1 at time 0 does not arrive too early at FF2, before the previous data at FF2 has met the hold requirements.
 - If the data arrives too early, the tool reports a hold violation.


When calculating the delays along the launch and capture paths, the tool includes the delays due to the effects of the clock network, such as clock source latency, network latency, and clock uncertainty.

Path Delay Analysis for Different Launch and Capture Clocks

For a design with multiple clocks, by default, the tool assumes that all clocks are synchronous to each other, with a fixed phase relationship. During timing analysis, for paths where the launch and capture clocks are different, it considers the nearest possible capture clock edge that can occur after the launch clock edge and determines the most restrictive setup and hold requirements for the path.

The following figure shows a path that is launched and captured by two different clocks.

Figure 3-3 Path That is Launched and Captured by Different Clocks



The clocks in this example, CLK1 and CLK2, are created with the following commands:

```
icc2_shell> create_clock -period 10 -waveform {0 5} CLK1
icc2 shell> create_clock -period 25 -waveform {5 12.5} CLK2
```

Setup Analysis for Different Launch and Capture Clocks

When the launch and capture clock are different, the tool looks at the relationship between the active edges of the launch and capture clocks over a number of repeating cycles that is the least common multiple of the two clock periods. For each capture edge at the destination flip-flop, the tool assumes that the corresponding launch edge is the nearest source clock edge occurring before the capture edge.

In the following figure, there are two launch and capture edge combinations that the tool considers. They are

- The capture edge at time=5 and the nearest preceding launch edge is at time=0, which is labeled Setup 1.
- The capture edge at time=30 and the nearest preceding launch edge is at time=20, which is labeled Setup 2.




Figure 3-4 Setup Analysis for Different Launch and Capture Clock

The source clock edge at time=30 occurs at the same time as the capture edge, not earlier, so it is not considered the corresponding launch edge.

Setup 1 allows less time between launch and capture. Therefore, it is the more restrictive constraint and determines the maximum allowed delay for the path, which is 5 for this example.

Hold Analysis for Different Launch and Capture Clocks

The hold relationships checked by the tool are based on the clock edges adjacent to those used to determine the setup relationships. To determine the most restrictive hold relationship, the tool considers all valid setup relationships, including both Setup 1 and Setup 2 in the following figure.




Figure 3-5 Hold Analysis for Different Launch and Capture Clock

For each setup relationship, the tool performs two different hold checks:

- The data launched by the setup launch edge must not be captured by the previous capture edge.
- The data launched by the *next* launch edge must not be captured by the setup capture edge.

For the setup relationship labeled Setup 1, the corresponding two hold checks are labeled Hold1a and Hold1b. Similarly, for the setup relationship labeled Setup 2, the two hold checks are labeled Hold2a and Hold2b.


Of these hold checks, the most restrictive is the one where the capture edge occurs latest relative to the launch edge, which is Hold 2b. Therefore, Hold 2b determines the minimum allowed delay for this path, which is 0.

Introduction to Input and Output Delays

To analyze a timing path, both the startpoint and endpoint of the path must be constrained. However, by default, the tool does not know the data arrival times at input ports and the data required times at output ports. Therefore, to constraint input and output ports, you must specify this information.

In the following figure, the data arriving at the input port named A of the block named BlockA is launched by an external sequential device.

Figure 3-6 External Input Delay




To constrain the input port A, use the <code>set_input_delay</code> command and specify

- The clock that launches the data at the external sequential device
- The delay for the data to arrive at the input port after it is launched

In the following figure, the data leaving the output port named Z of the block named BlockA is captured by an external sequential device.

Figure 3-7 External Output Delay



To constrain the output port Z, use the set output delay command and specify

- The clock that captures the data at the external sequential device
- The delay for the data to arrive at the external sequential device after it leaves port Z

Setting Input and Output Delays for Ports

To constrain an input or output port by specifying the external delay outside the port, use the set_input_delay or set_output_delay command. You can also use these commands to apply an input or output delay on a pin within the block, thereby making that pin a startpoint or endpoint of a timing path.

When you use the set_input_delay or set_input_delay command, you must specify the following information:

- · The input or output delay value
- The ports or pins that you are constraining

For a more accurate timing analysis, specify a related clock by using one of the following two methods:

- Specify the -clock option with the name of the reference clock
 When you specify the -clock option, by default, the tool
 - Assumes the input or output delay is relative to the rising edge of the clock. To specify
 that the delay is relative to its falling edge, use the -clock_fall option with the
 -clock option.
 - Adds the source and network latencies specified for the reference clock to the launch or capture path associated with the input or output delay.
 - To specify that the source and network latencies of the reference clock are already included in the input or output delay, use the <code>-source_latency_included</code> and <code>-network_latency_included</code> options. If the reference clock is a propagated clock, the <code>-network_latency_included</code> option is ignored.
- Specify the -reference_pin option with a pin or port on the reference clock network When you specify the -reference_pin option, by default, the tool
 - Uses all the clocks that reach the reference pin to constrain the ports. To select a specific clock, use the -clock option with the -reference_pin option.
 - Adds the source and network latencies specified for the for any ideal clocks that reach the reference pin, to the corresponding launch or capture path associated with the input or output delay,
 - However, for any propagated clocks that reach the reference pin, tool adds the source delay specified for that clock and the propagated clock network delay up to the reference pin to the corresponding launch or capture path associated with the input or output delay.

If you do not specify a relative clock, the tool derives a new clock based on the clocks of the current block.

When you use the <code>set_input_delay</code> or <code>set_output_delay</code> command, you can specify that the delay:

- Is only for a rise or fall transition by using the -rise or -fall option.
 By default, the tool uses the delay for both the rise and fall transition at the input or output port.
- Is only for the longest or shortest path by using the -max or -min option.
 By default, the tool uses the delay is for both the longest and shortest paths.
- Is with respect to a level-sensitive latch by using the -level sensitive option.

By default, the tool assumes the timing paths associated with the input or output delay are launched or captured by an edge-sensitive flip-flop.

• Should not overwrite any existing input or output delay settings by using the <code>-add_delay</code> option.

Use this option to specify different input or output delays with respect to different reference clocks, for the same port.


For designs with multiple scenarios, by default, the input or output delay applies only to the current scenario. To specify the input or output delay for

- All the scenarios of specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.
 When you use this option, you cannot use the -modes or -corners options.

To remove input or output delays from ports, use the <code>remove_input_delay</code> or <code>remove_output_delay</code> command.

The following figure shows the external paths for one input and output of a block, and the delays associate with those external paths.

Figure 3-8 External Delays for an Input and Output Port



The following commands constrain the input named IN1 by setting an input delay of 4.5 with respect to the clock named CLK1 and an input delay of 2.3 with respect to the clock named CLK2:

```
icc2_shell> set_input_delay 4.5 -clock CLK1 [get_ports IN1]
icc2_shell> set_input_delay 2.3 -clock CLK2 [get_ports IN1] \
    -add delay
```

The following command constrains the output named OUT1 by setting an output delay of 4.3 with respect to the clock named CLK1:


```
icc2 shell> set input delay 4.3 -clock CLK1 [get ports OUT1]
```

Considering the Effect of Delays Through Driving Cells

If you constrain an input or inout port using the <code>set_driving_cell</code> command, as shown in the following example, the tool includes the load-dependent value of the external driving-cell delay in the timing paths that begin at the port, as shown in the figure.

```
icc2_shell> set_driving_cell -lib_cell AND2 -from_pin A [get_ports I1]
```

Figure 3-9 Delay Through the Driving Cell



To prevent this delay from being counted twice, estimate the load-dependent delay of the driving cell, then subtract that amount from the input delay you specify on the port.

Effect of Input Delay on Clock Ports

The tool considers the input delay on clock source ports or pins as source latency if the clock is propagated. The input delay can be relative to no clock, or to the clock of that source. The source latency value is added to the clock network delay to determine total latency.

Do not set an input delay on all input ports, as shown in the following example:

```
icc2 shell> set input delay 2 -clock CLK [all inputs]
```

Instead, set in input delay on all inputs excluding the clock ports, as shown in the following example:

Use the set_clock_latency command with the -source option to define the actual source latency, if any.

Specifying Timing Exceptions

The IC Compiler II tool allows you to set the following types of timing exceptions:

- False paths, which identifies paths that do not need to be analyzed for timing.
 To do so, use the set_false_path command, as described in Specifying False Path Exceptions.
- Minimum and maximum delay values, which sets minimum and maximum path delay requirements between specified startpoints and endpoints.
 - To do so, use the set_max_delay and set_min_delay commands, as described in Specifying Maximum and Minimum Path Delay Exceptions
- Multicycle paths, which overrides the default single cycle requirement by setting the number of clock cycles required for the specified paths.
 - To do so, use the set_multicycle_path command, as described in Specifying
 Multicycle Path Exceptions
- Path timing margins, which tightens or loosens the timing requirement for the specified paths by a specified amount.
 - To do so, use the <code>set_path_margin</code> command, as described in Specifying Path Timing Margin Exceptions

Each timing exception command can apply to a single path or to a group of related paths, such as all paths from one clock domain to another, or all paths that pass through a specified point in the design.

To report all the timing exceptions that have been applied to a design, use the report_exceptions command.

To restore a path to its default before timing exceptions were applied, use the reset_paths command or the -reset_path option of each timing exception command.

Specifying False Path Exceptions

A false path is a path that does not need to be analyzed for timing. For example, a path can exist between two multiplexed logic blocks that are never selected at the same time, so that path is not valid for timing analysis. Specifying such paths as false paths prevents the tool from spending time analyzing timing paths that would not occur in the real design.

To define timing paths as false paths, use the <code>set_false_path</code> command. When you do so, you must specify the paths you want to set as a false paths by using one or more of the following methods:

- Specify the startpoint of the path by using the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> option Valid startpoints are
 - Clocks

If you specify a clock, timing paths starting from all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Clock pins of a sequential cells
- Data pins of a latches
- Input or inout ports
- Pins with an input delay settings
- Specify one or more throughpoints of the path by using the -through, -rise_through,
 or -fall through option one or more times

Valid throughpoints are

- o Pins
- Ports
- o Cells
- Nets

If all paths going through a pin are false paths, using the <code>set_disable_timing</code> to disable a timing arc of that pin is more efficient than using the <code>set_false_path-through</code> command.

- Specify the endpoint of the path by using the -to, -rise_to, or -fall_to option Valid endpoints are
 - o Clocks

If you specify a clock, timing paths ending at all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Data pins of a sequential cells
- Output or inout ports

Pins with an output delay settings

Optionally, you can limit the false-path setting to

- Setup or hold analysis only by using the -setup or -hold options.
 By default, the false-path setting applies to both setup and hold analysis.
- Rise or fall analysis only by using the -rise or -fall options.
 By default, the false-path setting applies to both rise and fall analysis.

To remove a false path setting, use the set_false_path -reset_path or reset_paths command.

The following example shows how to set a very specific path, which starting from a register clock pin, going through several pins, and ending at a register data pin, as a false path:

```
icc2_shell> set_false_path -from [get_pins reg2/CP] \
  -through [get_pins U31/Z] -through [get_pins U15/Z] \
  -to [get_pins reg7/D]
```

The following example shows how to set all timing paths between two clocks, ck1 and ck2, as false paths:

For this example, an alternative is to use the <code>set_clock_groups</code> command to exclude all paths between clocks ck1 and ck2 from timing analysis.

Specifying Maximum and Minimum Path Delay Exceptions

By default, the tool calculates the maximum and minimum allowable path delays by considering the launch and capture clock edge times. To override the default maximum or minimum allowable path delay with your own specific delay constraint, use the set_max_delay or set_min_delay command. You can also use these commands to constrain a purely combinational timing path that is not constrained by a clock.

When use the set max delay or set min delay command, you must specify

- The maximum or minimum delay value
- The path you want to constrain by using one or more of the following methods:
 - Specify the startpoint of the path by using the -from, -rise_from, or -fall_from option.

Valid startpoints are

Clocks

If you specify a clock, timing paths starting from all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Clock pins of a sequential cells
- Data pins of a latches
- Input or inout ports
- Pins with an input delay settings
- Specify one or more throughpoints of the path by using the -through,
 -rise through, or -fall through option one or more times.

Valid throughpoints are

- Pins
- Ports
- Cells
- Nets
- Specify the endpoint of the path by using the -to, -rise_to, or -fall_to option.
 Valid endpoints are
 - Clocks

If you specify a clock, timing paths ending at all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Data pins of a sequential cells
- Output or inout ports
- Pins with an output delay settings

Optionally, you can limit the maximum or minimum path delay setting to

• Setup or hold analysis only by using the -setup or -hold options.

Rise or fall analysis only by using the -rise or -fall options.

- By default, it applies to both setup and hold analysis.
- By default, it applies to both rise and fall analysis.

To remove a maximum or minimum path delay setting, use the <code>-reset_path</code> option of the set <code>max delay</code> or <code>set min delay</code> command or use the <code>reset paths</code> command.

The following example sets a maximum path delay between registers REGA and REGB to 12 and minimum path delay to 2:

Specifying Multicycle Path Exceptions

If the number of clock cycles required to propagate data from the start to the end of a path is more than the single cycle requirement used by the tool, you can specify additional clock cycles for the path by using the <code>set_multicycle_path</code> command. Then, the tool calculates the setup or hold constraint according to the specified number of cycles.

When use the set multicycle path command, you must specify

- The number of clock cycles you want to allocate for the path.
 - If the launch and capture clocks for the path are different clocks, specify if the number of clock cycles are based on the launch or capture clock by using the <code>-start</code> or <code>-end</code> options. By default, the tool moves the setup check relative to the capture clock, and the hold check relative to the launch clock.
- The path you want to constrain by using one or more of the following methods:
 - Specify the startpoint of the path by using the -from, -rise_from, or -fall_from option.

Valid startpoints are

Clocks

If you specify a clock, timing paths starting from all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Clock pins of a sequential cells
- Data pins of a latches
- Input or input ports
- Pins with an input delay settings
- Specify one or more throughpoints of the path by using the -through,
 -rise through, or -fall through option one or more times.

Valid throughpoints are

- Pins
- Ports
- Cells
- Nets
- Specify the endpoint of the path by using the -to, -rise_to, or -fall_to option.
 Valid endpoints are
 - Clocks

If you specify a clock, timing paths ending at all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Data pins of a sequential cells
- Output or inout ports
- Pins with an output delay settings

Optionally, you can limit the multicycle path setting to

Setup or hold analysis only by using the -setup or -hold options.

By default, it applies to both setup and hold analysis.

The tool interprets the -setup and -hold values in the $set_multicycle_path$ command differently. The integer value for the -setup argument specifies the number of clock cycles for the multicycle path. In the absence of a timing exception, the default is 1. The integer value for the -hold argument specifies the number of clock cycles to move the capture edge backward with respect to the default position, relative to the valid setup relationship. The default is 0.

• Rise or fall analysis only by using the -rise or -fall options.

By default, it applies to both rise and fall analysis.

To remove a multicycle path setting, use the set_multicycle_path -reset_path or reset paths command.

Specifying the Correct Number of Multicycles for Hold Analysis


The following example shows how to determine the correct number of cycles required for hold analysis, when you know the number of cycles required for setup analysis.

In this example, the timing path between registers named Reg4 to Reg5 is designed to take two clock cycles. By default, the tool assumes single-cycle timing for all paths. Therefore, you need to specify a timing exception for this path by using the following command:

To set the multicycle path for this block, use the following command:


This command specifies that the path takes two clock cycles, establishing the new setup relationship as shown in the following figure. The second capture edge following the launch edge becomes the applicable edge for the end of the path.

Figure 3-10 Multicycle Path Setup



Changing the setup relationship implicitly changes the hold relationship as well because all hold relationships are based on the valid setup relationships. The tool verifies that the data launched by the setup launch edge is not captured by the previous capture edge. The new hold relationship is shown in the following figure.


Figure 3-11 Multicycle Path Hold Based on New Setup



The hold relationship shown in this figure is probably not the correct relationship for the design. If Reg4 does not need to hold the data beyond the first clock edge, you need to specify a multicycle hold timing exception, as shown by the following commands:

The following figure shows the setup and hold relationships set correctly with these two set_multicycle_path commands. The second set_multicycle_path command moves the capture edge of the hold relationship backward by one clock cycle, from the dashed-line arrow to the solid-line arrow.

Figure 3-12 Multicycle Path Hold Set Correctly



The tool determines the number of hold cycles as follows:

(hold cycles) = (setup option value) -1 – (hold option value)

By default, the hold cycles = 1 - 1 - 0 = 0. For this example the hold cycles = 2 - 1 - 1 = 0, which gives the default hold behavior.

Specifying Path Timing Margin Exceptions

You can make the timing check of a specified path less or more restrictive by a given amount of time by using the set path margin command.

When use the set path margin command, you must specify

The margin value

A positive value results in a more restrictive or tighter check. A negative value results in a less restrictive or looser check.

- The path you want to constrain by using one or more of the following methods:
 - o Specify the startpoint of the path by using the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> option.

Valid startpoints are

Clocks

If you specify a clock, timing paths starting from all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Clock pins of a sequential cells
- Data pins of a latches
- Input or input ports
- Pins with an input delay settings
- Specify one or more throughpoints of the path by using the -through,
 -rise_through, or -fall_through option one or more times.

Valid throughpoints are

- Pins
- Ports

- Cells
- Nets
- Specify the endpoint of the path by using the -to, -rise_to, or -fall_to option.
 Valid endpoints are
 - Clocks

If you specify a clock, timing paths ending at all the sequential cells and primary ports constrained by that clock are set as false paths.

- Sequential cells
- Data pins of a sequential cells
- Output or inout ports
- Pins with an output delay settings

Optionally, you can limit the path margin setting to

- Setup or hold analysis only by using the -setup or -hold options.
 By default, it applies to both setup and hold analysis.
- Rise or fall analysis only by using the -rise or -fall options.
 By default, it applies to both rise and fall analysis.

To remove a path margin setting, use the set path margin -reset path command.

The following example makes all setup checks from cell Reg4 to cell Reg5 more restrictive by 1.2 time units.

```
icc2_shell> set_path_margin 1.2 \
   -from [get_cells Reg4] -to [get_cells Reg5]
```

The specified margin applies to a timing check in addition to any minimum-delay, maximum-delay, and multicycle path exceptions set on the same paths. A false path exception applied to the same path has priority over a path timing margin exception, causing the margin setting to be ignored.

Specifying Exceptions Efficiently

In many cases, you can specify the exception paths many different ways. To reduce the runtime during timing analysis, use the following guidelines when specifying exception:

• Look at the root cause that makes the exceptions necessary and find the simplest way to control the timing analysis for the affected paths.


- Before using false paths, consider
 - O Set a case analysis by using the set case analysis command.
 - o Declaring an exclusive relationship between clocks by using the set_clock_groups
 command.
 - o Disabling analysis of part of the design by using the set_disable_timing command.

These alternatives can be more efficient than using the set false path command.

• If you must set false paths, avoid specifying a large number of paths using the -through option or wildcards.

For example, consider the circuit shown in the following figure. The three 16-bit registers are clocked by three different clocks. Each register represents 16 flip-flops. Register REG2 is only used for test purposes, so all paths from REG2 to REG3 are false paths during normal operation of the circuit.

Figure 3-13 Multiplexed Register Paths



To ignore the timing from REG2 to REG3, you can use any of the following methods:

- Use case analysis to consider the case when the test enable signal is 0.
- Set an exclusive relationship between the CLK1 and CLK2 clock domains.

Declare the paths between clock domains CLK2 and CLK3 to be false.

This method is an efficient way to specify the false paths because the tool only needs to keep track of the specified clock domains. It does not have to keep track of exceptions on registers, pins, nets, and so on.

Declare the 16 individual paths from REG2 to REG3 to be false.

This method is less efficient because the tool must keep track of timing exceptions for 16 different paths.

Declare all paths from REG2 to REG3 to be false.

This method is even less efficient because the tool must keep track of paths from each clock pin of REG2 to each data pin of REG3, a total of 256 paths.

Declare all paths from REG2 to be false.

```
icc2 shell> set_false_path -from [get_pins REG2[*]/CP]
```

This method is similar to the previous one. The tool must keep track of all paths originating from each clock pin of REG2, a total of 256 paths.

Order of Precedence for Exceptions

For every timing path in a given block, the tool identifies all the timing exceptions that are applicable for that path. If multiple timing exceptions are applicable for a particular path, the exception used for that path depends on

- The type of exception specified, as described in Precedence Based on Exception Type
- The path specification methods used when setting the exception, as described in Precedence Based on Path Specification

Precedence Based on Exception Type

The following pairs of timing exception types are not considered to be in conflict, so both settings can be valid for a path:

- Two set false path settings
- set min delay and set max delay settings
- set_multicycle_path -setup and -hold settings
- set_path_margin and set_min_delay, set_max_delay, Or set_multicycle_path settings

In case of conflicts, the timing exception types have the following order of priority, from highest to lowest:

- 1. set false path settings
- 2. set max delay and set min delay settings
- 3. set multicycle path settings

For example, if you declare a path to be false and also set its maximum delay to some value, the false path declaration has priority. The maximum delay setting is ignored.

Precedence Based on Path Specification

A timing exception on more specific object, such as pin or port, take precedence over the same type of exceptions applied to a more general object, such as a clock.

The various path specification methods have the following order of priority, from highest to lowest:

- 1. -from pin, -rise from pin, -fall from pin settings
- 2. -to pin, -rise to pin, -fall to pin settings
- 3. -through, -rise through, -fall through settings
- 4. -from clock, -rise from clock, -fall from clock settings
- 5. -to clock, -rise to clock, -fall to clock settings

Here are some possible path specification combinations, listed in order of priority from highest to lowest, according to the preceding priority rules:

```
    -from pin -to pin
    -from pin -to clock
    -from pin
    -from clock -to pin
    -to pin
    -from clock -to clock
    -from clock
    -from clock
```

8. -to clock

For example, assume you set the following exceptions:

```
icc2_shell> set_max_delay 12 -from [get_clocks CLK1]
icc2_shell> set_max_delay 15 -from [get_clocks CLK1] -to [get_clocks CLK2]
```

The first command sets the maximum delay of all paths starting from CLK1. However, the second command is more specific, so it overrides the first command for paths starting at CLK1 and ending at CLK2.

Example on the Order of Precedence of Exceptions

Assume the following exception settings on a block that has four clocks named clkA, clkB, clkC, and clkD:

For a timing path that begins at Reg24 cell, which is clocked by clkB clock, and ends at Reg32 cell, which is clocked by clkD clock, only the following exception is applicable:

```
icc2 shell> set multicycle path 3 -from [get pins Reg24/CK]
```

However, for a timing path that begins at Reg24 cell, which is clocked by clkB clock, and ends at cell Reg11 cell, which is clocked by clkC clock, the following two exceptions are applicable:

In this case, the <code>set_false_path</code> command has priority over the <code>set_multicycle_path</code> command, so the tool uses the false-path exception for this path.

For a timing path that begins at Reg61 cell, which is clocked by clkA clock, and ends at Reg53 cell, which is clocked by clkC clock, the following two exceptions are applicable:

```
icc2_shell> set_multicycle_path 2 \
    -from [get_clocks clkA] -to [get_clocks clkC]
icc2_shell> set_multicycle_path 3 -to [get_pins Reg53/D]
```

In this case, there are two <code>set_multicycle_path</code> commands with different path specifications, so the tool uses the more specific path specification, which is the multicycle path setting to the D pin of the Reg53 cell.

Using Case Analysis

Case analysis lets you perform timing analysis using logic constants or logic transitions on ports or pins to limit the signals propagated through the design.

If you set a case analysis with

A logic constant, the tool disables paths where the constant is propagated.

To do so, use the set_case_analysis 0 or set_case_analysis 1 command, as shown in the following example:

```
icc2 shell> set case analysis 0 [get ports TEST EN]
```

• A logic transition, either rising or falling, the tool eliminates certain paths by limiting the transitions considered during analysis.

To do so, use the set_case_analysis rising or set_case_analysis falling command, as shown in the following example:

```
icc2 shell> set case analysis rising [get ports RESET]
```

In addition, the tool treats the following as case analysis values also:

- Cell pins that are connected to tie-high or tie-low cells
- Cell pins that are unconnected, which the tool ties to constant values

You can control case analysis by using the following commands or application option settings:

- Propagate case analysis values through clock-gating cells by setting the time.case_analysis_propagate_through_icg application option to true.
 - By default, the tool stops propagating case analysis values at clock-gating cells.
- Propagate case analysis values through sequential cells by setting the time.case analysis sequential propagation application option to always.
 - By default, this application option is set to never and the tool stops propagating case analysis values at sequential cells.
- Disable the propagation of logic constants except for those set with the set_case_analysis command by setting the time.disable_case_analysis_ti_hi_lo application option to true.
 - By default, the tool propagates all logic constants.
- Disable the propagation of all case analysis values by setting the time.disable_case_analysis application option to true.
 - By default, the tool propagates all case analysis values.
- Remove specific case analysis values by using the remove case analysis command.


To report

- Case analysis values, use the report case analysis command.
- Timing arcs that have been disabled by various causes, including case analysis, use the report_disable_timing command.

The following example disables the timing path going through pins B and Z of the multiplexer named U15 shown in Figure 3-14 by specifying a case analysis setting of 0 on the input port named TEST EN:

icc2_shell> set_case_analysis 0 [get_ports TEST_EN]

Figure 3-14 Using Constants to Disable Timing Arcs



Disabling Timing Arcs

You can disable a timing path by disabling a net or cell timing arc on that path using the set disable timing command. You can disable the timing arcs of

· Leaf-level cells or library cells

When you do so, by default, all timing arcs to the output of the cell are disabled. To disable a specific timing arc of the cell, use the -to and -from options.

For example, the following commands disable all timing arcs to the output of library cell named AND3 and the timing arc from pin A2 to pin ZN of the cell instance named U17:

```
icc2_shell> set_disable_timing my_lib/AND3
icc2_shell> set_disable_timing {U17} -from A2 -to ZN
```

• Leaf-level-cell pins, library-cell pins, or ports

When you do so, all timing arcs to and from the pin or port are disable. However, you cannot disable a specific arcs by using the -to and -from options.

For example, the following command disable all timing arcs to and from the leaf-cell pins named U37/A2 and U51/Z:

```
icc2 shell> set_disable_timing {U37/A U51/Z}
```

When you disable the timing arcs of a cell or cell pin, the tool applies a size-only attribute setting on the corresponding cell, which prevents that cell from being removed during optimization. However, it can be resized during optimization.

To report all timing arcs that are disabled in a block, including those disabled by the set disable timing command, use the report disable timing command.

Enabling Preset and Clear Timing

By default, the tool does not analyze timing paths that go through the asynchronous preset or clear input of a flip-flop and ends at the Q output of the flip-flop. To enable timing analysis and optimization on these paths, set the time.enable_preset_clear_arcs application option to true.

```
icc2_shell> set_app_options -name time.enable_preset_clear_arcs \
    -value true
```

Introduction to Data-to-Data Checks


The tool can perform setup and hold checking between two data signals, neither of which is defined to be a clock, at any two pins in the design. A timing constraint between two data (nonclock) signals is called a nonsequential constraint. This feature can be useful for checking the following types of timing constraints:

- Constraints on handshaking interface logic
- Constraints on asynchronous or self-timed circuit interfaces
- Constraints on signals with unusual clock waveforms that cannot be easily specified with the create clock command
- Constraints on skew between bus lines
- Recovery and removal constraints between asynchronous preset and clear input pins

You can define such checks by using the <code>set_data_check</code> command, or they can be defined in the reference library as nonsequential constraints. You should use data checks only in situations such as those described previously. Data checks should not be considered a replacement for ordinary sequential checking.

The following figure shows a simple example of a cell that has a nonsequential constraint. The cell has two data inputs, D1 and D2. The rising edge of D2 is the active edge that might be used to latch data at D1. Pin D1 is called the constrained pin and pin D2 is called the related pin.

Figure 3-15 Simple Data Check Example




In this example, the signal at D1 must be stable for a certain setup time before the active edge. It must also be stable for a certain hold time after the active edge. If these nonsequential constraints are not already defined for the library cell, you can define them in the tool with the <code>set_data_check</code> command.

Data checks are nonsequential, so they do not break timing paths. In the following figure, the data check between pins D1 and D2 does not interrupt the timing paths shown by the

dashed-line arrows. If you define the signal at D2 as a clock, the check is sequential and the paths is terminated at D1.

Figure 3-16 Timing Paths Not Broken by Data Checks



In a data check, signals arriving at a constrained pin or related pin can come from different clock domains. The tool checks the signal paths separately and puts them into different clock groups, just like in ordinary sequential checks.

Specifying Data-to-Data Checks

To specify that data-to-data checks be performed between two data pins, use the set data check command as follows:


- To specify a pin or port as the related pin, use the <code>-from</code>, <code>-rise_from</code>, or <code>-fall_from</code> option.
- To specify a pin or port as the constrained pin, use the -to, -rise_to, or -fall_to option.
- To specify that the data check value be for setup only or hold only, use the -setup option or -hold option. Otherwise, the value applies to both setup and hold.
- To specify the name of a single clock that launches the signal for the related pin, use the -clock option.

To remove data checks set with the set_data_check command, use the remove data check command.

Examples of Data Checks

In the following figure, the signal at D1 must be stable for a certain setup time before the active edge. It must also be stable for a certain hold time after the active edge.

Figure 3-17 Data Check on Rising Edge




To define these data checks, use the following commands:

```
icc2_shell> set_data_check -rise_from D2 -to D1 -setup 3.5
icc2 shell> set data check -rise from D2 -to D1 -hold 6.0
```

In the following figure, the data checks apply to both rising and falling edges on the related pin.

Figure 3-18 Data Checks on Rising and Falling Edges



To define these data checks, use the following commands:


```
icc2_shell> set_data_check -from D2 -to D1 -setup 3.5
icc2 shell> set data check -from D2 -to D1 -hold 6.0
```

You can define a no-change data check by specifying only a setup check from the rising edge and a hold check from the falling edge, by using the following commands:

```
icc2_shell> set_data_check -rise_from D2 -to D1 -setup 3.5
icc2 shell> set data check -fall from D2 -to D1 -hold 3.0
```

The tool interprets this as a no-change check on a positive-going pulse. The resulting timing check is shown in the following figure.

Figure 3-19 No-Change Data Check



Enabling Library-Based Data Checks

To specify that the tool perform data checking for any cell that has nonsequential timing constraints defined in the library cell, if the signal at the related pin is not defined to be a clock, set the time.enable_non_sequential_checks application option to true, as shown in the following example:

```
icc2_shell> set_app_options -name time.enable_non_sequential_checks \
    -value true
```

The variable is set to false by default.

Note:

This behavior is different from that of PrimeTime, which always honors nonsequential arc checks

If the signal at the related pin is defined as a clock, the tool ignores the library-defined nonsequential timing constraints.

In the cell library, the nonsequential constraints are defined for a cell by specifying a related pin and by assigning the following timing_type attributes to the constrained pin:

- non seq setup rising
- non_seq_setup_falling
- · non seq hold rising
- non seq hold falling

For more information on defining nonsequential constraints in the library, see the Library Compiler documentation.

Using nonsequential constraints defined in the library cell results in a more accurate analysis than using the <code>set_data_check</code> command because the setup and hold times can be made sensitive to the slew of the constrained pin and the related pin. The <code>set_data_check</code> command is not sensitive to slew.


The remove data check command does not remove data checks defined in library cells.

Introduction to Clock-Gating Checks

A gated clock signal occurs when a clock network contains logic other than inverters or buffers. The tool does not automatically check setup and hold violations on the gating signals of clock-gated cells. Therefore, it is possible for these signals to undergo transitions while clock pulses are passing through the gating cells, which can lead to both clipped and spurious clock pulses.

The following figure shows examples of distorted clock waveforms that can be caused by invalid changes on the clock-gating inputs in the absence of clock-gating checks.

Figure 3-20 Distorted Clock Waveforms



To control the transition of the gating signal, you can specify a set and hold margin with respect to the clock by using the for the set clock gating check command.

The following figure shows a clock gating check performed on a gating element that is an AND or NAND gate.

CLOCK
GATE
GATED_CLOCK

No-change interval


CLOCK

Setup margin Hold margin

Figure 3-21 Clock-Gating Checks for AND and NAND Gates

The following figure, shows a clock gating check performed on a gating element that is an OR or NOR gate.

Figure 3-22 Clock Gating Checks for OR and NOR Gates



Specifying Clock-Gating Checks

To specify a clock gating check, use the set clock gating check command.

When you use this command, by default, the tool

- Performs the clock gating check on all the clock gating elements of the current block.
 To limit the check to a specific cell, clock, or the transitive fanout of a port or pin, specify the required objects.
- Uses a setup and hold value of zero. To set a specific setup or hold value, use the -setup or -hold options.
- Constraints both the rising and falling edges of the gating signal.
 To control only the rising or falling edge, use the -rise or -fall options.
- Determines whether to use the high or low level of the clock to constrain the gating signal, based on the gating logic.

If the gating cell is:

- An AND or NAND gate, the tool performs the check on the high level of the clock.
- o An OR or NOR gates, the tool performs the check on the high level of the clock
- Any other gate, the tool does not perform the check, unless you specify which level of the clock to use.

To specify which level of the clock to perform the check, use the -high or -low. option.

The tool handles clock-gating checks like other timing constraints and tries to adjust the delays of the logic driving the gating inputs to avoid setup and hold violations. During optimization, the tool can only size cells with clock-gating checks.

Clock-gating checks can be performed only between a clock signal and a nonclock signal, not between two clock signals or between two nonclock signals.

To remove clock-gating checks, use the remove clock gating check command.

You can disable clock-gating checks on specific cells and pins by using the set_disable_clock_gating_check command to list the cells and pins you want the tool to ignore. To cancel the effect of this command, use the remove_disable_clock_gating_check command.

The following example shows how to specify a setup requirement of 0.2 and a hold requirement of 0.4 on all gates in the clock network of CLK1.

```
icc2 shell> set clock gating check -setup 0.2 -hold 0.4 CLK1
```

4

Specifying Operating Conditions

The operating conditions include the process, voltage, and temperature parameters under which the chip is operates. You can specify the operating conditions for a block and the tool analyze and optimize the block under the conditions you specify.

By default, the tool uses on-chip variation (OCV) mode to perform timing analysis, which models the effects of variation in operating conditions across the chip. In addition, the tool supports advanced on-chip variation (AOCV), which is an optional method for improving accuracy during timing analysis.

The following topics provide information on operating conditions, on-chip variation, advanced on-chip variation, and other related concepts and tasks:

- Specifying the Operating Conditions
- Using Process Labels for PVT Matching
- Reporting PVT Information
- On-Chip Variation Delay Analysis
- Specifying the Timing Derating Factors
- Introduction to AOCV
- Setting Up for AOCV Analysis
- · Applying AOCV Data
- File-Based AOCV Data

- Verifying AOCV Data
- Introduction to Parametric On-Chip Variation Analysis
- POCV Data Formats
- Performing Parametric On-Chip Variation Analysis
- Introduction to Clock Reconvergence Pessimism Removal
- Enabling Clock Reconvergence Pessimism Removal
- Reporting Clock Reconvergence Pessimism Removal Calculations

Specifying the Operating Conditions

The operating conditions of a block include the process, voltage, and temperature parameters under which the chip operates. The IC Compiler II tool analyzes and optimizes the block under the conditions you specify. You can specify the same or a different set of operating conditions for both early and late analysis.

The IC Compiler II tool supports the following two methods for specifying the operating conditions:

- · Specify each of the following parameters:
 - The process factor by using the set_process_number command
 By default, the process factor applies to both early and late analysis. To specify value only for early or late analysis, use the -early and -late options.
 - The voltage by using the set_voltage command
 By default, the voltage applies to both early and late analysis. To specify a different value for early analysis, use the -min option.
 - The temperature by using the set_temperature command
 By default, the temperature applies to both early and late analysis. To specify a different value for early analysis, use the -min option.

By default, these commands apply to the current corner for all objects in the block. You can specify the affected corners by using the <code>-corners</code> option. You can specify the affected objects by using the <code>-object_list</code> option.

- Specify the operating condition by using the set_operating_conditions command.

 The operating condition you specify
 - Applies to both early and late analysis.
 To specify an operating condition only for early or late analysis, use the -min or -max option.
 - Applies only to the current corner.
 - For multicorner-multimode designs, you must specify an operating condition for each corner in the block.

A reference library can contain multiple sets of operating conditions. To get a list of the operating conditions available in a particular library and to view their characteristics, use the report lib command.

In general, use only one method to specify the operating conditions for a block. If you must use both methods, for example, to set operating voltages for a multivoltage design that

override the operating conditions set by the SDC file, use the <code>set_operating_conditions</code> command first, and then use the individual commands to override the specific values.

See Also

IC Compiler II Library Preparation User Guide

Using Process Labels for PVT Matching

Cells in a reference library can be characterized for one or more operating conditions. When performing timing analysis on a gate-level cells in a block, if the operating conditions specified for the block exactly matches those available for the cell in the reference library, the tool uses that data. Otherwise, the tool uses the closest match.

Note:

If the reference library contains scaling groups, interpolated values within the scaling group are considered an exact match.

You can use process labels to guide the tool to select the appropriate timing models from a reference library. Process labels are applied to the characterization points in a reference library during library preparation, as shown in the following example:

```
icc2 lm shell> read db -process label fast fast lib 0p95v125c.db
```

To guide the IC Compiler II tool to use a specific characterization point for a corner, use the set_process_label command to specify its process label for a corner, as shown in the following example:

```
icc2_shell> create_corner c_fast
icc2 shell> set process label -corners c fast fast
```

Reporting PVT Information

To report PVT information, including mismatches between the operating conditions specified for corners and the timing views of the cells used in the block, use the <code>report_pvt</code> command. The report includes the specified PVT settings and the settings that are used when an exact match is not found.

In addition to the report_pvt command, you can access information on the PVT values used for the current block by querying the timing attributes shown in the following table.

Table 4-1 Operating Condition Attributes


Operating condition setting	Specified values	Resolved values	Mismatch count
Process label	<pre>process_label_ early process_label_late</pre>	effective_process_label_early effective_process_label_late	process_label_mismatches
Process number	<pre>process_number_ early process_number_ late</pre>	effective_process_number_ early effective_process_number_ late	process_number_mismatches
Voltage	voltage_early voltage_late	effective_voltage_early effective_voltage_late	voltage_mismatches
Temperature	temperature_early temperature_late	effective_temperature_early effective_temperature_late	temperature_mismatches

On-Chip Variation Delay Analysis

During timing analysis, the tool uses the on-chip variation (OCV) mode to perform timing, which models the effects of variation in operating conditions across the chip. This mode performs a conservative timing analysis by simultaneously applying minimum and maximum delays to different paths.


For a setup check, the tool uses maximum delays for the launch clock path and datapath and minimum delays for the capture clock path, as shown in the following figure.

Figure 4-1 On-Chip Variation for Setup Analysis



For a hold check, the tool uses minimum delays for the launch clock path and datapath and maximum delays for the capture clock path.

Figure 4-2 On-Chip Variation for Hold Analysis



The following table shows the clock arrival times, delays, operating conditions, and derating used for setup checks and for hold analysis.

Table 4-2 Timing Parameters Used for Setup and Hold Analysis

Analysis type	Launch clock path	Data path	Capture clock path
Setup	Late clock, maximum delay in clock path, late derating, worst-case operating condition	Maximum delay, late derating, maximum operating condition	Early clock, minimum delay in clock path, early derating, minimum operating condition

Table 4-2 Timing Parameters Used for Setup and Hold Analysis (Continued)

Analysis type	Launch clock path	Data path	Capture clock path
Hold	Early clock, minimum delay in clock path, early derating, best-case operating condition	Minimum delay, early derating, minimum operating condition	Late clock, maximum delay in clock path, late derating, maximum operating condition

During timing analysis, the tool simultaneously considers the minimum and maximum values specified for the following design parameters:

- · Input and output external delays
- · Port wire load models
- · Port fanout number
- Net capacitance
- Net resistance
- Net wire load model
- Clock latency
- Clock transition time
- Input port driving cell

Specifying the Timing Derating Factors

Timing derating factors model the effects of varying operating conditions by adjusting the delay values calculated for the individual timing arcs of a block. By default, the timing derating factors are 1.0 and the tool does not adjust the calculated delay values.

To set derating factors, use the set_timing_derate command and specify the following information:

- The derating factor
- Whether the derating factor is for early or late delays by using the <code>-early or -late options</code>.

Optionally, you can apply the derating factor to

- Specific leaf-level instance, hierarchical instance, or library cell by specifying the object.
 By default, it applies to the current block.
- Rise or fall delays only by using the -rise or -fall options.
 - By default, it applies to both rise and fall delays.
- Clock or data paths only by using the -clock or -data options.
 - By default, it applies to both clock and data paths.
- Net delays, cell delays, or cell timing checks by using the <code>-net_delay</code>, <code>-cell_delay</code>, or <code>-cell_check</code> option.

By default, it applies to all three.

When you specify timing derating factors for net delays by using the set_timing_derate -net_delay command, it applies to both the dynamic and static components of the net delay. You can specify a different derating factor for the dynamic and static components by using the -dynamic and -static options.

• A specific corner by using the -corners option.

By default, it applies to the current corner.

To apply an increment to an existing timing derate, use the -increment option. This increment is added to the existing derating factor.

The following example reduces all minimum delays by 10 percent and increases all maximum delays by 20 percent for the current corner:

```
icc2 shell> set timing derate -early 0.9 -late 1.2
```

To report the derating factors, use the report_timing_derate command. By default, the command reports the derating factors for all corners. To report the derating factors for specific corners, use the -corners option.

To reset the derating factors to 1.0, use the <code>reset_timing_derate</code> command. By default, the command resets the derating factors for the current corner for the current block and all its cell instances. To reset the derating factors for specific corners, use the <code>-corners</code> option. To reset the derating factors for specific objects, specify the objects.

Introduction to AOCV

Advanced on-chip variation (AOCV) is an optional method for improving accuracy by using varying derating factors for different paths based on the path depth or physical distance spans. A path that has more levels of logic or covers a greater physical distance tends to

have less total variation because the random variations from gate to gate tend to cancel each other out. Accordingly, AOCV applies higher derating values to short paths and lower derating values to long paths.

This method is less pessimistic than a conventional OCV analysis, which relies on constant derating factors that do not consider path-specific metrics. The improved timing accuracy affects both timing reports and design optimization.

The IC Compiler II AOCV flow consists of the following high-level steps:

- 1. Setup for AOCV analysis, as described in Setting Up for AOCV Analysis.
- 2. Apply AOCV data, as described in Applying AOCV Data.
- 3. Verify AOCV data, as described in Verifying AOCV Data.
- 4. Perform timing analysis and optimization using the AOCV data.

Setting Up for AOCV Analysis

Enable AOCV analysis by setting the time.aocvm_enable_analysis application option to true.

You can change the default behavior of AOCV analysis by using the following application option settings:

- Limit AOCV analysis to the clock network only by setting the time.aocvm enable clock network only application option to true.
 - By default, AOCV analysis is performed for both the clock and data networks.
- Change how path depth is calculated during AOCV analysis by using the time.aocvm_analysis_mode application option, which has the following three settings:
 - O separate launch capture depth

This setting, which is the default, specifies the tool to use both the clock and data network object and calculates a separate depth for capture and launch paths.

- O combined launch capture depth
 - This setting specifies the tool to use both the clock and data network object and calculates a combined depth for the entire path, considering both the capture and launch paths.
- O separate data and clock metrics

This setting specifies the tool to calculate a separate depth for the clock and data paths.

- Consider physical distance, in addition to the gate counts, by setting the time.ocvm enable distance analysis application option to true.
 - By default, the tool does not consider the physical distance of the path.
- Use only cell distance and depth metrics for deriving both cell and net AOCV derating by setting the time.aocvm_enable_single_path_metrics application option to true.
- Ignore OCV derating factors, which are specified with the set_timing_derate command, when AOCV derating factors are available by setting the time.ocvm precedence compatibility application option to true.

By default, the tool considers both OCV and AOCV derate settings based on the following priority, from the highest to the lowest:

- 1. OCV derate setting on the leaf cell
- 2. AOCV derate setting on the library cell
- 3. OCV derate setting on the library cell
- 4. AOCV derate setting on the hierarchical cell
- 5. OCV derate setting on the hierarchical cell
- 6. AOCV derate setting on the design
- 7. OCV derate setting on the design

Applying AOCV Data

During AOCV timing analysis, the tool uses the AOCV data to derive derating values based on the number of successive gates in the path (the path depth) and optionally, the physical distance span of the path.

You can provide the AOCV data using the following two methods:

- Using library-based AOCV data in the logic (.db) library
- Using file-based AOCV data that you can read into the tool by using the read_ocvm command

To apply the AOCV data for a specific corner, use the -corners option.

Both library-based and file-based AOCV data can be generated by the Synopsys SiliconSmart characterization tool. For details, see the *SiliconSmart ACE User Guide*, available on SolvNet.

You can use both library-based and file-based AOCV derating data at the same time, and the following priority is used to resolve any conflicts, starting from the highest to the lowest:

- 1. File-based AOCV derate setting on the library cell
- 2. File-based AOCV derate setting on the hierarchical cell
- 3. File-based AOCV derate setting on the design
- 4. Library-based AOCV derate setting on the library cell or on the library

You can specify the following additional AOCV information:

• A guard band for AOCV derating factors by using the set_timing_derate -aocvm guardband command.

The following example specifies a guard band of 5 percent for early and late delays:

```
icc2_shell> set_timing_derate -aocvm_guardband -early 0.95
icc2 shell> set timing derate -aocvm guardband -late 1.05
```

• A depth adjustment factor at the library cell or cell instance level by using the set accvm coefficient command.

By default, the tool considers all cells to have a depth of one, when calculating the total depth (levels of logic) of a timing path. You can increase or decrease the depth for a specific library cell by using this command. The following example increase the depth of a library cell named MGX16 to 1.5:

```
icc2 shell> set aocvm coefficient 1.5 [get lib cells lib fast/MGX16]
```

To remove some or all AOCV derating values from objects in the design, use the remove ocvm command.

File-Based AOCV Data

The AOCV data file specifies the derating values for cells, library cells, or nets as a function of the path depth, and optionally, the physical distance spanned by the path. The IC Compiler II tool accepts both binary and compressed data files produced by the write binary accvm command in the PrimeTime tool.

The following table shows the syntax definition for the AOCV file format.

Table 4-3 AOCV File Format Syntax

Field specifier	Field description
version	AOCV version number.

Table 4-3 AOCV File Format Syntax (Continued)

Field description
design cell lib_cell
rise fall rise fall
cell net cell net
early late
clock data clock data
string
A set of M floating-point values, where M can be zero.
A set of N floating-point values, where N can be zero. Distance values are used only when the time.ocvm_enable_distance_analysis variable is set to true.
 A set of N x M floating-point values. There are also the following special cases: If N==0, the table is of size M. If M==0, the table is of size N. If M==0 and N==0, the table is of size 1. Linear interpolation is used to determine points that have not been defined in the table. The tool does not extrapolate beyond the lowest or highest values specified in the table.

The <code>object_spec</code> definition specifies the object name. You can optionally use an expression that is evaluated based on the attributes of the object, similar to using the <code>regexp</code> Tcl command within commands that create collections. You can use any of the options of the related collection command in the patterns field. For example, if the <code>object_type</code> is <code>lib_cell</code>, you can use any of the arguments of the related <code>get_lib_cells</code> command in the patterns field.

To add a comment in any location within the file, use double forward slashes (//).

The following example of an AOCV file sets an early AOCV table for clock nets in the whole design:

The following example of an AOCV file sets a late AOCV table for clock paths, for all hierarchical cells with an operating condition voltage of 1.2 V:

Verifying AOCV Data

To view AOCV derate table data, use the report_ocvm command. You can view design objects annotated with early, late, rise, fall, cell, or net derate tables. You can also use this command to determine cells and nets that are annotated or not annotated with AOCV information.

For example, to get the AOCV derate data for the timing arc from pin A to pin Z of cell U57, use the following command:

```
icc2_shell> report_ocvm -type ocvm \
  [get timing arcs -from U57/I -to U57/Z]
```

Introduction to Parametric On-Chip Variation Analysis

Parametric on-chip variation (POCV) analysis is an optional timing analysis mode that takes a statistical approach to modeling on-chip variation. In this mode, the tool computes arrival time, required time, and slack as statistical distributions rather than fixed minimum and maximum values. The timing results are less pessimistic, providing a better basis for timing optimization.


In POCV timing analysis, instead of specifying absolute minimum and maximum delays for each timing arc, the tool calculates the delay as a function of the Gaussian or normal distribution *P*:

```
delay = nominal_delay + σ * P
= nominal_delay + (C * nominal_delay) * P
```

The tool gets the delay variation value σ (sigma) from the .db library, if available, or calculates it from a coefficient C supplied in a POCV data file, where $\sigma = C * nominal_delay$.

The following figure graphically compares conventional min-max delay with POCV statistical delay.

Figure 4-3 Comparison of Min-Max Delay and POCV Statistical Delay



The differences between these two delay variations are:

 The min-max delay specifies the absolute minimum and maximum delay values for the timing arc. The actual delay has an equal probability of occurring anywhere between these two extremes, and no chance of occurring beyond these extremes. The POCV statistical model specifies a nominal delay value and a variation σ. The delay
has the highest probability of occurring at the nominal value and smaller probabilities of
occurring farther away from the nominal value. The actual delay has a 99.7 percent
chance of falling within 3σ of the nominal delay.

After the tool determines the delay distribution of each timing arc, it propagates them statistically through timing paths to calculate each arrival time, required time, and slack value as a total nominal value plus a cumulative variation.

To determine the cumulative delay of a path, the tool statistically combines the delay distribution of each stage. This is more accurate than simply adding the worst-case value from each stage. The resulting delay and slack values are more realistic and less pessimistic than values calculated by simple min-max addition.

By default, the final slack reported by the report_timing command is the slack at three standard deviations (3σ) less than the nominal slack:

```
reported\_slack = nominal\_slack - (3\sigma)
```

You can change the sigma multiplier from 3.0 to a larger or smaller value to tighten or loosen the timing constraint.

POCV Data Formats

To perform POCV timing analysis, the IC Compiler II tool needs the variation σ for each timing arc. There are two ways to provide this information:

· Library-based POCV data

The tool supports .db library-based POCV variation data for delay, transition, and constraint arcs in the Liberty Variation Format (LVF).

- \circ For a delay arc, each LVF table entry specifies the delay variation σ for a combination of input slew and output load.
- \circ For a transition arc, each LVF table entry specifies the transition variation σ for a combination of input slew and output load.
- \circ For a constraint arc, each LVF table entry specifies the constraint variation σ for a combination of the transition of the constrained pin and the related pin.

Note:

If your libraries contain LVF tables, ensure that the IC Compiler II design libraries are created using the K-2015.06-SP1 or later version of the IC Compiler II Library Manager tool. The LVF information is included in the design libraries and read into your IC Compiler II session automatically.

File-based POCV data

You read in a coefficient data file for a specific corner in plain text format using the $read_ocvm$ command. Coefficient files contain delay variation data, but do not support transition or constraint variation data. The file applies a single coefficient value C for each library cell, hierarchical cell, or design specified in the text file. The delay variation σ is calculated as $C * nominal_delay$. All the timing arcs of a cell share the same coefficient C, irrespective of input slew and output load.

Both library-based and file-based POCV data can be generated by the Synopsys SiliconSmart characterization tool. For details, see the *SiliconSmart ACE User Guide*, available on SolvNet.

File-Based POCV Data

The POCV data file specifies the delay variation coefficients C for the design, for hierarchical cells in the design, or library cells used in the design. The tool accepts both binary and compressed data files generated by the <code>write_binary_aocvm</code> command in PrimeTime. For transition and constraint variation data, the LVF library based data must be used. POCV analysis always applies to both data paths and clock paths.

The following table shows the syntax of the POCV data file.

Table 4-4 POCV Data File Syntax

Field specifier	Field description
version	4.0 (on-chip variation data file version number; must be 4.0 or later)
ocvm_type	pocv (Parametric on-chip variation)
object_type	design cell lib_cell
rf_type	rise fall rise fall
delay_type	cell net cell net
derate_type	early late
path_type	clock data clock data
object_spec	string (Name of object annotated with POCV coefficient)
coefficient	value (Variation coefficient)

The following example sets the POCV coefficient for falling transitions on the lib28/invx2 library cell:

version: 4.0
ocvm_type: pocvm
object_type: lib_cell
rf_type rise: fall
delay_type: cell
derate_type: early
object_spec: lib28/invx2
coefficient: 0.05

The <code>object_spec</code> definition specifies the object name. You can optionally use an expression that is evaluated based on the attributes of the object, similar to using the <code>regexp</code> Tcl command within commands that create collections. You can use any of the options of the related collection command in the patterns field. For example, if the <code>object_type</code> is <code>lib_cell</code>, you can use any of the arguments of the related <code>get_lib_cells</code> command in the patterns field.

To add a comment in any location within the file, use double forward slashes (//).

The following example sets the POCV coefficient for early delays in the whole design:

The following example sets the POCV coefficient for late delays for all hierarchical cells with an operating condition voltage of 1.2 V:

```
version     4.0
ovcm_type:     pocv
object_type:     cell
rf_type:     rise
delay_type:     cell
derate_type:     late
object_spec:     * -filter (voltage_max==1.2 && is_hierarchical==true)
coefficient:     0.07
```

Precedence of File- and Library-POCV Data

You can use both file- and library-based POCV data at the same time. By default, the tool uses the following priority to resolve any conflicts, starting from the highest to the lowest:

- 1. File-based POCV coefficient setting on the library cell
- 2. File-based POCV coefficient setting on the hierarchical cell
- 3. File-based POCV coefficient setting on the design
- 4. Library-based POCV LVF data on the library cell or on the library

To change the default precedence of the file- and library-based POCV data, use the time.pocvm precedence application option. The default is file.

If you set this application option to

- library, the tool uses the following precedence:
 - 1. Library-based POCV LVF data on the library cell or on the library
 - 2. File-based POCV coefficient setting on the library cell
 - 3. File-based POCV coefficient setting on the hierarchical cell
 - 4. File-based POCV coefficient setting on the design
- lib cell in file, the tool uses the following precedence:
 - File-based POCV coefficient setting on the library cell
 - 2. Library-based POCV LVF data on the library cell or on the library
 - 3. File-based POCV coefficient setting on the hierarchical cell
 - 4. File-based POCV coefficient setting on the design

Performing Parametric On-Chip Variation Analysis

The tool supports POCV analysis for timing analysis and optimization. It requires file- or library-based POCV data in Liberty Variation Format (LVF). The tool supports delay, transition, and constraint LVF tables. POCV analysis can also be performed with distance-based derate tables.

If your libraries contain LVF tables, ensure that the IC Compiler II design libraries are created using the K-2015.06-SP1 or later version of the IC Compiler II Library Manager tool. The LVF information is included in the design libraries and read into your IC Compiler II session automatically.

To perform POCV analysis, use the following steps:

- 1. Define all modes, corners, and scenarios for the block.
- 2. Enable POCV analysis by using the time.pocvm enable analysis application option.

```
icc2_shell> set_app_options -name time.pocvm_enable_analysis \
   -value true
```

- 3. (Optional) Change the number of standard deviations (σ) used to calculate the worst-case values from statistical parameters during POCV analysis as follows:
 - o To change the value for the entire block, use the time.pocvm_corner_sigma application option.
 - o To change the value for specific corners, use the set_pocvm_corner_sigma
 command.

By default, timing analysis uses the values at 3 standard deviations (3σ) from the mean. Increasing the number of standard deviations, tightens the timing requirement.

The following example changes the number of standard deviations to 3.5 for the current block and 4 for the corner named corner1:

If you apply a corner-specific value with the <code>set_pocvm_corner_sigma</code> command and then apply a block-specific value with the <code>time.pocvm_corner_sigma</code> application option, the latest block-specific value overwrites the previous corner specific value.

4. (Optional) If you use LVF libraries with slew variation data, enable the use of slew variation during POCV analysis by using the time.enable_slew_variation application option.

```
icc2_shell> set_app_options -name \
time.enable_slew_variation -value true
```

5. (Optional) If you use LVF libraries with constraint variation data, enable the use of constraint variation during POCV analysis by using the

```
\verb|time.pocvm_enable_constraint_variation|| \textbf{application option}.
```

```
icc2_shell> set_app_options -name \
time.pocvm_enable_constraint_variation -value true
```

6. (Optional) If you have distance-based derate tables, enable the use of distance-based derating during POCV analysis by using the time.ocvm_enable_distance_analysis application option and read in the distance-based derate table for each corner.

```
icc2_shell> set_app_options -name \
time.ocvm_enable_distance_analysis -value true
icc2_shell> foreach_in_collection corner [all_corners] {
         current_corner $corner
         read_ocvm $corner.distance_derate.pocv
}
```

7. (Optional) If you have POCV coefficient data files, read them by using the read_ocvm command.

```
icc2 shell> read ocvm coefs.pocv
```

If an object has both a file- and library-based POCV data, the file-based POCV data takes higher precedence by default. You can change this precedence by using the time.pocvm_precedence application option. For more information, see Precedence of File- and Library-POCV Data.

8. (Optional) Apply an additional guard band by using the set_timing_derate -pocvm_guardband command.

```
icc2_shell> set_timing_derate -cell_delay -pocvm_guardband -early 0.98
icc2_shell> set_timing_derate -cell_delay -pocvm_guardband -late 1.03
```

Applying a guard band increases the POCV derating effect, which makes timing checks more restrictive. To report the guard band values, use the <code>report_timing_derate</code> command, and to remove them use the <code>reset_timing_derate</code> command.

9. (Optional) Modify the variation calculated from coefficients or the variation in LVF by using the set timing derate -pocvm coefficient scale factor command.

```
icc2_shell> set_timing_derate -cell_delay \
    -pocvm_coefficient_scale_factor -early 0.86
icc2_shell> set_timing_derate -cell_delay \
    -pocvm coefficient scale factor -late 1.16
```

Applying coefficient scale factors alters the variation used in POCV analysis for the specified design objects. To report the coefficient scale factors, use the report_timing_derate command, and to remove them use the reset timing derate command.

10.(Optional) For the objects that do not have POCV data, apply OCV derating factors by using the set timing derate command.

If both POCV and OCV data are available for the same object, the tool decides which value to use based on the following precedence, from the highest to the lowest:

- a. OCV data applied on the leaf cell
- b. POCV data applied on the library cell
- c. OCV data applied on the library cell

- d. POCV data applied on the hierarchical cell
- e. OCV data applied on the hierarchical cell
- f. POCV data applied on the design
- g. OCV data applied on the design

To ignore OCV derating factors when POCV data is available, set the time.ocvm_precedence_compatibility application option to true.

11. Report the design objects that are annotated with POCV coefficients by using the report ocvm -type pocvm command.

```
icc2 shell> report ocvm -type pocvm -nosplit
```

12. Perform timing analysis by using the report timing command.

```
icc2_shell> report_timing -variation -derate
```

When you use the -variation option, the tool prints the statistical information (mean and sigma) in the timing report.

Introduction to Clock Reconvergence Pessimism Removal

Clock reconvergence pessimism (CRP) is a difference in delay along the common part of a launching and capturing clock path when you simultaneously use minimum and maximum delays during on-chip variation analysis. It is an accuracy limitation in timing analysis. Automated correction of clock reconvergence pessimism is called clock reconvergence pessimism removal (CRPR).

Consider the following figure where the launch and capture portions of the timing path from cell Reg1 to Reg2 share the clock tree until the output of the cell U2. The shared segment is called the *common portion*, consisting of cells U1 and U2 in this example. The last cell output in the shared clock segment is called the *common point*, which is the output of U1 in this case.

Maximum Delay

Minimum Delay

Common point

Common point

Reg2

Combinational logic


Common point

Figure 4-4 Clock Reconvergence Pessimism Example

During setup analysis, for the common portion, the tool uses the maximum delay for the launch path and the minimum delay capture path, resulting in clock reconvergence pessimism

Pessimism can also be introduced on paths that fan out from a clock source to the data pin of a sequential device and a portion of the clock path is shared by the launch and capture paths, as shown in the following figure.

Figure 4-5 Timing Path Fanout From Clock Source to Data Pin



Enabling Clock Reconvergence Pessimism Removal

To enable CRPR, set the time.remove_clock_reconvergence_pessimism application option to true. By default, it is set to false and CRPR is not performed.

Enabling CRPR results in a less pessimistic analysis, but increases the runtime and memory usage. Any change in this variable setting causes a complete timing update.

To further control CRPR, use the following application option settings:

- To remove pessimism on the same- or opposite-sense clock transitions of the common portion, set the time.clock reconvergence pessimism application option as follows:
 - o To perform CRPR only if the clock transitions in the common portion have the same sense, set the value to same transition
 - o To perform CRPR for both same- and opposite-sense clock transitions in the common portion, set the value to normal. This is the default.
- To remove pessimism between clock-to-data paths and clock paths, set the time.crpr_remove_clock_to_data_crp application option to true.

Reporting Clock Reconvergence Pessimism Removal Calculations

The report_crpr command reports the calculation of clock reconvergence pessimism (CRP) between two register clock pins or ports. You specify the pins of the launch and capture registers, the clock, and type of check (setup or hold). For example,

The command generates a report that shows the

Location of the common point

The default is false.

- Launch and capture clock edge types (rising or falling)
- Four calculated arrival times (early and late, and rise and fall) at the common point
- Calculated CRP values (rise and fall)
- Values used for opening-edge and closing-edge pessimism removal

The amount of CRP reported by the <code>report_crpr</code> command can be slightly different from the amount reported by the <code>report_timing</code> command. For computational efficiency, the <code>report_timing</code> command merges multiple points for CRPR calculations when the CRP differences between adjacent points are too small.

5

Constraining Ports and Nets

Timing analysis and timing optimization depend on constraints that describe the characteristics of the ports and nets in your blocks. The following topics describe these constraints and the associated tasks:

- Specifying Drive Characteristics at Input and Inout Ports
- Setting a Drive Driving Cell for Ports
- · Setting Drive Resistance
- · Setting an Input Transition Time
- Removing Drive Characteristics From Ports
- Specifying Port Load Capacitance
- Introduction to Ideal Networks
- Propagation of the Ideal Network Property
- Creating and Removing Ideal Networks
- Reporting Ideal Networks
- Retrieving Ideal Objects
- Setting Ideal Latency and Ideal Transition Time
- Ignoring Net Delays During Timing Analysis

Specifying Drive Characteristics at Input and Inout Ports

To constrain an input or input port, you should specify a drive resistance and an input transition for it by using one of the following methods:

Specify an external driving cell by using the set_driving_cell command, which the
tool uses to calculate the drive resistance and input transition. In addition, the port
inherits other characteristics, such as design rule constraints, from the driving cell.

This is the more accurate representation of the drive characteristics.

• Specify a drive resistance and input transition values by using the set_drive and set input transition commands.

This is the less accurate representation of the drive characteristics.

If you use both methods, the drive resistance and input transition derived based on the driving cell specified with the <code>set_driving_cell</code> command replace the values specified with the <code>set_drive</code> and <code>set_input_transition</code> commands.

To report the driving cell or the drive resistance and input transition on ports, use the report ports -drive command.

Setting a Drive Driving Cell for Ports

To constrain an input or inout port, you can model the external driver characteristics of the port by using the <code>set_driving_cell</code> command. The tool uses the timing arcs of the driving cell to calculate the drive characteristics of the port being constrained.

You must specify the following information with the set driving cell command:

- The ports you are constraining
- The library cell for the external driver by using the -lib cell option.

When you use this option, you also specify the name of the library to obtain this cell from by using the <code>-library</code> option. If you do not specify this option, the tool obtains the cell from the first reference library it finds with a matching cell.

Optionally, you can specify

- A separate driving cell for rise and fall transition by using the -rise and -fall options. By default, the driving cell applies to both rise and fall transitions.
- A driving cell for early and late analysis by using the -min and -max options.
 By default, the driving cell applies to both early and late analysis.

- An output pin of the library cell to drive the port by using the -pin option.
 If the library cell you specify has multiple output pins and you do not use this option, the tool randomly picks an output pin of the cell to drive the port being constrained.
- An input pin of the driving cell for selecting a timing arc to calculate the drive characteristics by using the -from pin option.
 - If you do use this option, the tool randomly picks an input pin of the driving cell.
- An input rise and fall transition at the input of the driving cell for calculating the drive characteristics by using the -input_transition_rise and -input_transition_fall options.
 - By default, the tool uses zero transition at the input of the driving cell.
- That the tool should not scale the drive characteristics based on the operating conditions of the block by using the -dont scale option.
 - By default, the tool scales the drive characteristics based on the operating conditions of the block.
- That the tool should not apply the design rules of the driving cell on the port being constrained by using the -no design rule option.
 - By default, the tool applies the design rules of the driving cell on the port being constrained.
- A value to multiply the calculated transition for the port being constrained by using the -multiply_by option.


For designs with multiple scenarios, by default, the driving cell you specify applies only to the current scenario. To specify a driving cell for

- All the scenarios of specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.
 - When you use this option, you cannot use the -modes or -corners options.

The following constrains the port named I2 by specifying a library cell of type AND2 as the driving cell, selecting the timing arc from its input pin named A, and specifying a rise and fall transition of 0.5 for this input pin:

```
icc2_shell> set_driving_cell [get_ports I2] \
-lib_cell AND2 -from_pin A \
-input_transition_rise 0.5 -input_transition_fall 0.5
```

Figure 5-1 Specifying Input Pin and Input Transition for the Driving Cell



Setting Drive Resistance

To constrain an input or inout port, you can model the external driver strength as a resistance value by using the <code>set_drive</code> command. The external driver is modeled as the supply voltage connected in series with the specified resistance value.

Specify the following information with the set drive command:

- The ports you are constraining
- The drive resistance.

Optionally, you can specify

A separate drive resistance for rise and fall transition by using the -rise and -fall options.

By default, the drive resistance applies to both rise and fall transitions.

A separate drive resistance for early and late analysis by using the -min and -max options.

By default, the drive resistance applies to both early and late analysis.

For designs with multiple scenarios, by default, the drive resistance applies only to the current scenario. To specify a drive resistance for

- All the scenarios of specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.

When you use this option, you cannot use the -modes or -corners options.

The following example sets the rise and fall drives of ports A, B, and C to 2.0

```
icc2 shell> set_drive 2.0 {A B C}
```

Using the <code>set_driving_cell</code> command is the more accurate method for specifying the drive characteristics of an input or inout port. However, if you cannot specify a driving cell, specify the external drive characteristics by using the <code>set_drive</code> and <code>set_input_transition</code> commands.

Setting an Input Transition Time

To specify a fixed transition time for input or inout ports, use the <code>set_input_transition</code> command. The port has zero cell delay. The tool uses the specified transition time only in calculating the delays of logic driven by the port.

Specify the following information with the set input transition command:

- The ports you are constraining
- The input transition.

Optionally, you can specify

- A separate input transition for rise and fall transition by using the -rise and -fall options.
 - By default, the input transition applies to both rise and fall transitions.
- A separate input transition for early and late analysis by using the <code>-min</code> and <code>-max</code> options.
 - By default, the input transition applies to both early and late analysis.
- The input transition relative to a clock by using the -clock option.
 - By default, the tool uses the rising edge of the clock. To use the falling edge of the clock, specify the $-clock_fall$ option.

For designs with multiple scenarios, by default, the input transition applies only to the current scenario. To specify an input transition for

- All the scenarios of specific modes, use the -modes option.
- All the scenarios of specific corners and the current mode, use the -corners option.
- All the scenarios of specific modes and corners, use the -modes and -corners options
- Specific scenarios, use the -scenarios option.
 - When you use this option, you cannot use the -modes or -corners options.

The following example sets the rise and fall input transition of ports A, B, and C to 0.5

```
icc2 shell> set input transition 0.5 {A B C}
```

Using the <code>set_driving_cell</code> command is the more accurate method for specifying the drive characteristics of an input or inout port. However, if you cannot specify a driving cell, specify the external drive characteristics by using the <code>set_drive</code> and <code>set_input_transition</code> commands.

Removing Drive Characteristics From Ports

The commands shown in the following table remove drive information from ports.

Table 5-1 Commands to Remove Drive Information

To remove this	Use this
Driving cell information from a list of ports	remove_driving_cell
Drive resistance	set_drive 0.0
Input transition	set_input_transition 0.0
Drive data and all user-specified data, such as clocks, input and output delays	reset_design

Specifying Port Load Capacitance

To accurately perform timing analysis, the tool needs information about the external load capacitance of nets connected to top-level ports, including pin capacitance and wire capacitance. You can explicitly specify the load capacitance on a port with the <code>set_load</code> command.

When you use the set_load command to constrain a port, you must specify the following information:

- The ports you are constraining
- The capacitance value.

Optionally, you can specify

A separate capacitance for rise and fall transition by using the -rise and -fall options.
 By default, the capacitance applies to both rise and fall transitions.

- A separate capacitance for early and late analysis by using the -min and -max options.
 By default, the capacitance applies to both early and late analysis.
- That the capacitance should be treated as a wire load by using the -wire_load option or both a wire load and a pin load by using the -wire_load and -pin_load options.
 By default, the tool treats the capacitance as a pin load.

The following example sets a capacitance of 3.5 on all inputs and 5 on all outputs.

```
icc2_shell> set_load 3.5 [all_inputs]
icc2 shell> set load 5 [all outputs]
```

Introduction to Ideal Networks

An ideal network is a network of cells, nets, and pins that are exempt from timing updates, timing optimization, and DRC fixing. For objects in an ideal network, the maximum capacitance and transition design rules are ignored. As a result, runtime and timing optimization are improved. In addition, the tool does not remove the source port or leaf-level pin of the ideal network during optimization.

For example, if you identify certain high-fanout nets that you intend to synthesize separately, such as scan-enable and reset nets, as ideal nets, you can reduce runtime by avoiding unnecessary retiming and unwanted design changes during optimization.

When you specify the source port or leaf-level pin of an ideal network, the nets, cells, and pins in the transitive fanout of this source are treated as ideal objects. Ideal objects have the following properties:

- They are marked as don't touch.
- They are not affected by timing updates, delay optimization, or DRC fixing.
- They are assigned ideal timing properties: ideal latency, ideal transition time, and ideal capacitance of zero. You can change the latency and transition values by using the set ideal latency and set ideal transition commands, respectively.

The size_only attribute is set on the cell that contains or drives the source. This guarantees that the ideal network source is not lost during a compile operation.

Propagation of the Ideal Network Property

When you specify the source object of an ideal network, all the nets, cells, and pins in the transitive fanout of the source objects are treated as ideal. Any input port or internal pin of the current design can be a source object, except for a pin at a hierarchical boundary.

The tool automatically spreads the ideal network property to the nets, cells, and pins in the transitive fanout of the source object, according to certain propagation rules.

The tool propagates the ideal network property and stops when it reaches

- A sequential cell.
- A point beyond which there is no forward timing arc, such as an output port or a disabled timing arc.
- An object that is not ideal.

The tool considers the following objects to be ideal

- A pin that it is one of the following:
 - A pin specified in the object list of the set_ideal_network command
 - A driver pin and its cell is ideal
 - A load pin attached to an ideal net
- A net that has all its driving pins as ideal.
- A combinational cell that has one of the following characteristics:
 - All its input pins are ideal
 - An input pin is attached to a constant net and all other input pins are ideal.

An object with the case analysis attribute is not treated as constant.

If an ideal network overlaps a clock network, the clock timing information, including clock latency and transition values, overrides the ideal timing for the clock portion of the overlapped networks.

For the circuit in the following figure, assume you specified pin U1/Z as the source of the ideal network. The tool propagates the ideal network property along the nets, cells, and pins in the transitive fanout of pin U1/Z and stops at the sequential cell named REG1. In addition, the tool propagates a <code>dont_touch</code> attribute is propagated to these nets, cells, and pins. and sets a <code>size only</code> attribute on the driver of the ideal network source, cell IV1.

Figure 5-2 Ideal Networks





Figure 5-3 Propagation of the Ideal Network



Creating and Removing Ideal Networks

To create ideal networks, use the set_ideal_network command.

When you use this command, you must specify a list of ports, pins, or nets as the sources of the ideal network. If you specify a net, the net's global driver pins or ports are marked as

ideal network sources. That is, the ideal network property is applied to the global driver pins or ports of the specified net. This ensures that the ideal network property is not lost even if the net is optimized away.

To prevent the ideal network from being propagated through logic gates, use the -no propagate option.

The following command specifies port P1 as a source of an ideal network:

```
icc2 shell> set ideal network [get ports P1]
```

To remove an ideal network setting and restore cells, nets, and pins in the ideal network to their nonideal state, use the remove ideal network command.

Reporting Ideal Networks

Use the following commands to get more information about ideal networks:

• remove ideal network

This command restores the cells, nets, and pins in the ideal network to their initial, nonideal state.

• report attributes

This command reports attributes associated with cells, nets, and pins. If you use this command to report attributes set on an ideal net, it reports attributes set by the set ideal network -no propagate command.

• report nets

This command reports net information; ideal nets are indicated by "I".

Commands such as <code>report_timing</code>, <code>report_cells</code>, and <code>report_nets</code> indicate the ideal network property propagated to nonsource objects of an ideal network, as well as the source ports and pins of the network. The <code>report_attributes</code> command and the <code>get_attribute</code> command, however, indicate the ideal network property only for the source ports and pins of the network. The propagated attribute is not shown.

Retrieving Ideal Objects

Use the following commands to retrieve ideal objects.

• get_nets -filter "ideal_net == true"

This command returns ideal nets set by the set_ideal_network -no_propagate
command.

- get pins -filter "ideal network source == true"
 - This command returns pins that are ideal network sources. Additionally, if you use the ideal_network_options == 1 filter, the command returns only the ideal network source pins that were set by the set ideal network -no propagate command.
- get ports -filter "ideal network source == true"

This command returns ports that are ideal network sources. Additionally, if you use the ideal_network_options == 1 filter, the command returns only the ideal network source ports that were set by the set ideal network -no propagate command.

Setting Ideal Latency and Ideal Transition Time

The default latency and transition values for ideal networks is zero. You can override these defaults by using the following commands:

- set ideal latency
- set_ideal_transition

Note:

The timing of ideal networks is updated whenever you execute either of these commands.

You can use these commands to set the ideal latency and ideal transition on the source pin of an ideal net or network and on any nonsource pin of an ideal network. The specified values override any library cell values or net delay values. For ideal networks, the ideal latency and transition values are propagated from the source pins to the network boundary pins.

The total ideal latency at any given point of an ideal network is the sum of the source pin ideal latency and all the ideal latencies of the leaf cell pins along the path to the given point. The ideal transition values specified at the various source and leaf cell pins are independent and noncumulative. The transition for an unspecified input pin is the ideal transition of the closest pin with a specified ideal transition value. This rule applies to boundary pins as well.

The set_input_delay command is applicable to ideal networks. This delay is treated as the off-block latency or source latency.

You can remove ideal latency and ideal transition values by using the following commands:

- remove ideal latency
- remove ideal transition

Ignoring Net Delays During Timing Analysis

By default, the IC Compiler II tool considers both net and cells delays during timing analysis. To ignore net delays and consider only the cell delays during timing analysis, enable zero-interconnect delay calculation by setting the time.delay_calculation_style application option to zero_interconnect. To reset the delay calculation style to the default, set this application option to auto.

6

Performing Parasitic Extraction

Accurate timing analysis depends on accurate RC (parasitic) information for nets. The IC Compiler II tool provides RC extraction capabilities at both preroute and postroute stages. In addition, the tool provides the capability of back-annotating detailed parasitic information. The following topics describe the tasks related to extraction and back-annotation of parasitics information.

- Specifying the Parasitic Technology Information
- Specifying the Parasitic Scaling Factors for Extraction
- Enabling Coupling Capacitance Extraction for Detailed Routed Nets
- Performing Extraction and Generating Parasitics
- Back-Annotating Parasitics

Specifying the Parasitic Technology Information

The IC Compiler II tool uses TLUPlus files for the parasitic technology information. TLUPlus is a binary table that stores layer-specific RC coefficients.

The TLUPlus models enable accurate RC extraction results by including the effects of width, space, density, and temperature on the resistance coefficients. For details about modeling these effects in the Interconnect Technology Format (ITF) file, see the StarRC documentation.

For virtual route estimation, the IC Compiler II tool calculates the RC coefficients by applying averaging techniques to the layer-specific RC coefficients because layers are not assigned at this stage of the design flow.

To associate parasitic information with a corner, you must

1. Read in the TLUPlus files by using the read parasitic tech command.

You must read in the TLUPlus files and add them to one of the following:

- The reference library
 - In general, the TLUPlus files should be in the reference libraries so they can be accessed by all blocks that use a specific technology.
- The design library
 - If the TLUPlus files are not included in your reference libraries, add them to your design library

You can read one or more TLUPlus files that are one of the following types:

- Emulation TLUPlus files, which are used before inserting metal fill
- Non-emulation TLUPlus files, which are used after inserting metal fill

You must also specify the TLUPlus file by using the <code>-tlup</code> option. If you specify the TLUPlus files with a relative path or with no path, the IC Compiler II tool uses the search path defined with the <code>search_path</code> variable to locate the files.

If the layer names in the TLUPlus file do not match the layer names in the technology file, you must define the mapping in a TLUPlus layer mapping file, which uses the syntax described in TLUPlus Layer Mapping File. To specify the name of the layer mapping file, use the <code>-layermap</code> option.

After you read in a TLUPlus file, it is identified by its parasitic technology model name. By default, the parasitic technology model name is the base name of the specified TLUPlus file; however, you can specify a different name by using the -name option.

For example, to read in a TLUPlus file named my.tlup using a layer mapping file named my.layermap and store it in the current library with a parasitic technology model name of para1, use the following command:

```
icc2_shell> read_parasitic_tech -tlup my.tlup \
    -layermap my.layermap -name para1
```

- 2. Associate the TLUPlus files with a corner by using the set_parasitic_parameters command.
 - To associate the TLUPlus files with specific corners, use the -corners option.
 By default, the command associates the specified TLUPlus files with the current corner.
 - To specify the TLUPlus file used for early delay calculations, use the -early_spec option.
 - o To specify the temperature used for early delay calculations, use the -early temperature option.
 - To specify the TLUPlus file used for late delay calculations, use the -late_spec option.
 - To specify the temperature used for late delay calculations, use the -late temperature option.
 - To specify the library name that contains the parasitic specification, use the -library option.

By default, the tool looks for the TLUPlus files in the current library.

You can specify only one early and one late parasitic technology model per corner. However, you can change these settings at any time during the design flow, such as changing to non-emulation TLUPlus files after inserting metal fill.

To specify the TLUPlus files with the <code>-early_spec</code> and <code>-late_spec</code> options, use the parasitic technology model name assigned by the <code>read_parasitic_tech</code> command. For example, to use the TLUPlus file that has a parasitic technology model name of para1 for early delay calculations for the current corner, use the following command:

icc2 shell> set parasitic parameters -early spec para1

TLUPlus Layer Mapping File

The TLUPlus layer mapping file uses the following syntax:

To include comments in the layer mapping file, start the line with an asterisk (*) or pound sign (#).

Specifying the Parasitic Scaling Factors for Extraction

Parasitic scaling factors allow you to adjust the resistance and capacitance values for specific conditions, such as minimum or maximum delay calculations and virtual-routed or detail-routed nets. By default, the parasitic scaling factors are 1.0 and the tool does not adjust the resistance and capacitance values.

Use the <code>set_extraction_options</code> command to specify the parasitic scaling factors. By default, the specified parasitic scaling factors apply to the current corner. To apply the parasitic scaling factors to specific corners, use the <code>-corners</code> option. The parasitic scaling factors that you specify with the <code>set_extraction_options</code> command are saved with the block when you save it in the design library by using the <code>save block</code> command.

The following table shows the options used to set the various parasitic scaling factors.

Table 6-1 Options to Set Parasitic Scaling Factors

Parasitic value	Options
Detail route resistance	-late_res_scale -early_res_scale
Detail route capacitance	-late_cap_scale -early_cap_scale
Detail routing coupling capacitance	-late_ccap_scale -early_ccap_scale
Virtual route horizontal resistance	-late_vr_horizontal_res_scale -early_vr_horizontal_res_scale

Table 6-1 Options to Set Parasitic Scaling Factors (Continued)

Parasitic value	Options
Virtual route vertical resistance	-late_vr_vertical_res_scale -early_vr_vertical_res_scale
Virtual route via resistance	-late_vr_via_res_scale -early_vr_via_res_scale
Virtual route horizontal capacitance	<pre>-late_vr_horizontal_cap_scale -early_vr_horizontal_cap_scale</pre>
Virtual route vertical capacitance	-late_vr_vertical_cap_scale -early_vr_vertical_cap_scale

For example, to increase the capacitance values for maximum delay calculations by 10 percent and decrease the capacitance values for minimum delay calculations by 5 percent for the current corner, use the following command:

```
icc2_shell> set_extraction_options \
   -late cap scale 1.1 -early cap scale 0.95
```

To report the parasitic scaling factors, use the report_extraction_options command. By default, the command reports the parasitic scaling factors for all corners. To report the parasitic scaling factors for specific corners, use the -corners option.

To reset a parasitic scaling factor, use the set_extraction_options command to set its value to 1.0.

Enabling Coupling Capacitance Extraction for Detailed Routed Nets

By default, when you perform extraction for a detail routed block, the tool does not extract the net-to-net coupling capacitances separately. The coupling effect is included in the total capacitance.

To extract coupling capacitances for detail routed nets, set the extract.enable coupling cap application option to true.

```
icc2_shell> set_app_options -name extract.enable_coupling_cap \
   -value true
```

Performing Extraction and Generating Parasitics

The tool automatically performs extraction when it updates the timing information. You can update the timing information and perform extraction by explicitly running the update_timing command. To write out the extracted parasitics in SPEF format, use the write parasitics command.

When you use the <code>write_parasitics</code> command, you must specify an output file name by using the <code>-output</code> option. This tool generates a SPEF file for each corner. The names of these SPEF files are derived based on the output file name you specify and the technology name, temperature, and the scaling factors specified by the <code>set_extraction_options</code> command. The tool also generates a file named XX.spef_scenario that lists the scenarios associated with each of the output SPEF files.

By default, the write parasitics command

 Maps the net names to numbers and uses these numbers when writing the parasitic information for the nets.

This reduces the file size. To override the mapping of net names, use the -no name mapping option.

Generates a SPEF file for the top-level design.

To generate separate SPEF files for each lower-level block, use the -hier option.

When you run the write_parasitics command, if the parasitic information is out-of-date, the tool performs extraction. However, if you use the <code>-hier</code> option, the tool does not check if extraction has been performed for the lower-level blocks. Therefore, run the <code>update_timing</code> command before you use the <code>write_parasitics</code> command with the <code>-hier</code> option.

Back-Annotating Parasitics

You can read net parasitic data generated by an external tool in SPEF format, and use it during delay calculation during timing analysis. To do so, use the <code>read_parasitics</code> command and specify a SPEF file for each corner by using the <code>-corner_spef</code> option one or more times. If several corners share the same SPEF file, you can list multiple corners in one <code>-corner_spef</code> option setting.

By default, the parasitics in the SPEF file are applied to the top-level block. To read SPEF for lower-level blocks, use the <code>-block</code> option. When you use this option, the corners you specify with the <code>-corner</code> spef option must be defined at the top level.

The following example applies

- The TOP_CIC2.spef file for corners C1 and C2 and TOP_C3C4.spef file for corners C3 and C4 at the top level.
- The BLK_CIC2.spef file for corners C1 and C2 and BLK_C3C4.spef file for corners C3 and C4 at the block level.

```
icc2_shell> read_parasitics -corner_spef {{C1 C2} TOP_C1C2.spef} \
    -corner_spef {{C3 C4} TOP_C3C4.spef}
icc2_shell> read_parasitics -block BLK \
    -corner_spef {{C1 C2} BLK_C1C2.spef} \
    -corner_spef {{C3 C4} BLK C3C4.spef}
```

After the <code>read_parasitics</code> command is executed, the tool prints the number of nets that are not annotated. The tool performs extraction for any nets that are not annotated by the SPEF files.

7

Generating Reports

The IC Compiler II tool generates a wide range of reports about the design contents and analysis results. The following topics describe the most commonly used reports:

- Reporting Timing Paths
- · Reporting the Logical DRC Violations
- Reporting the QoR
- Reporting the Delay of a Timing Arc
- Reporting the Clock or Data Arrival Time at Pins or Ports
- Checking the Timing Constraints and Settings
- Checking for Consistency in Timing Analysis or Extraction Settings
- Analyzing Timing Correlation Between the IC Compiler II and PrimeTime Tools

Reporting Timing Paths

To report information about the timing paths in a block, use the report timing command.

By default, the command reports the path having the worst maximum (setup) delay across all scenarios for the current block that are enabled for setup analysis. To report the timing information for minimum (hold) delay analysis, use the <code>-delay type</code> option.

To report the timing paths for

- All scenarios associated with specific modes, use the -modes option.
- All scenarios associated with specific corners, use the -corners option.
- Specific scenarios, use the -scenarios option.

To report maximum and minimum timing information for a scenario, you must enable the scenario for setup and hold analysis.

You can further limit the report to

- Include only specific path groups by using the -groups option
- · Include only specific paths
 - O Starting from specific points by using the -from, -rise_from, or -fall_from option
 - o Ending at specific points by using the -to, -rise to, or -fall to option
 - Going through specific points by using the -through, -rise_through, or -fall through option
- Include only a specific number of paths or paths per endpoint by using the <code>-max_paths</code> or <code>-nworst</code> option
- Include only specific paths that have a slack less than a specified value by using the -slack lesser than option.
- Exclude any timing paths that are
 - o From, through, or to specific pins, ports, nets, or cell instances by using the -exclude option
 - Rising at specific pins, ports, nets, or cell instances by using the -rise_exclude option
 - Falling at specific pins, ports, nets, or cell instances by using the -fall_exclude option

Control the information that is printed about the timing paths or its objects by using the following options:

- Include nets by using the -nets option
- Include pin locations by using the -physical option
- Include attributes by using the -attributes option
- Include input pins by using the -input pins option
- Include transition times by using the -transition time option
- Include capacitances by using the -capacitance option
- Include operating condition process, voltage, and temperature by using the -process,
 -voltage, and -temperature options
- Include timing derates by using the -derate option
- Include crosstalk information when signal integrity is enabled, by using the -crosstalk delta option
- Include the mean and standard deviation of the statistical time increment for each path element when parametric on-chip variation (POCV) analysis is enabled by using the -variation option

You can further control this variation information by using the time.pocvm_use_normalized_reporting application option. For more information, see its man page.

 Exclude the transparency window for latch based designs by using the -skip_transparency_window option

You can control the formatting of the report as follows:

- Specify the path reporting style, such as the full path, endpoints only, and so on, by using the -path type option
- Order the report based on modes, corners, scenarios, path groups, or the entire block by using the -report by option
- Sort the report based on paths, path groups, or slack by using the -sort by option
- Specify the number of significant digits to display by using the -significant_digits option
- Prevent the splitting of lines, if columns over flow, by using the -nosplit option

The following is an example of the default output of the report timing command.

Example 7-1 report_timing Report Example

```
icc2 shell> report timing
Report : timing
      -path_type full
      -delay_type max
      -nworst 1
      -max_paths 1
      -report_by design
      -nets
      -physical
      -attributes
Design : my_design
Version: K-2015.06
Date : Tue Apr 7 16:16:31 2015
*********
Startpoint: u0_3/p0/mul0/m0_U1_INT_SUMR_reg_1_/CLK (rising edge-triggered flip-flop)
 Endpoint: u0_3/p0/iu0/r_reg_E__OP2__31_/D (rising edge-triggered flip-flop)
 Mode: my_mode
 Corner: wc_corner
 Scenario: wc_scenario
 Path Group: pci_clk
 Path Type: max
 Launch clock: pci_clk r
 Capture clock: pci_clk r
Attributes
  b - black-box (unknown)
   s - size_only
   d - dont_touch
   u - dont_use
   g - generic
   h - hierarchical
   i - ideal
   n - noncombinational
   E - extracted timing model
   Q - Quick timing model
 Point
                                  Fanout Cap Trans Incr Path
______
 clock pci_clk (rise edge)
                                                          0.00 0.00
 clock network delay (ideal)
                                                             2.00 2.00
 u0_3/p0/mul0/m0_U1_INT_SUMR_reg_1_/CLK (SDFFX1_LVT)
                                                      0.00 0.00 2.00 r
 u0_3/p0/mul0/m0_U1_INT_SUMR_reg_1_/QN (SDFFX1_LVT)
                                                7.19
                                                     0.11 0.18
                                                                   2.18 f
 u0_3/p0/iu0/U6660/S (MUX21X1_LVT)
                                                      0.22 0.00 6.26 r
 u0_3/p0/iu0/U6660/Q (MUX21X1_LVT)
                                                      0.11 0.11 6.37 f
                                              1.78
 u0_3/p0/iu0/r_reg_E__OP2__31_/D (SDFFX1_LVT)
                                                      0.11 0.00 6.37 f
 data arrival time
                                                                    6.37
```

<pre>clock pci_clk (rise edge) clock network delay (ideal) clock uncertainty library setup time data required time</pre>	5.00 2.00 -0.40 -0.20	5.00 7.00 6.60 6.40 6.40
data required time data arrival time		6.40 -6.37
slack (MET)		0.03

The default report shows the startpoint, endpoint, path group, path type, the incremental and cumulative time delay values along the data and clock paths, the data required time at the path endpoint, and the timing slack for the path.

You can control the column order in the report by using the

time.report_timing_column_order application option, as shown in the following example:

```
icc2_shell> set_app_options -name time.report_timing_column_order \
   -value {point incr path cap fanout trans}
```

The valid values for this application option are point, incr, path, cap, fanout, trans, derate, mean, and sensit.

Reporting the Logical DRC Violations

To report the logical DRC violations, use the <code>report_constraints</code> command. This command displays a summary of the constraint violations in the block, including the amount by which a constraint is violated, information about the design object that is the worst violator, and the weighted cost of the violation.

By default, the report constraints command checks the following timing constraints:

- Minimum path delay, which includes violations of hold time on registers or ports with output delay as well as violations of the set_min_delay constraint setting.
- Maximum path delay, which includes violations of setup time on registers or ports with output delay as well as violations of the set_max_delay constraint setting.
- Maximum transition time
- Maximum capacitance
- Minimum capacitance

To restrict the report to a specific constraint, use one of the following options:

- -min delay (minimum path delay)
- -max delay (maximum path delay)

- -max transition (maximum transition time)
- -max capacitance (maximum capacitance)
- -min capacitance (minimum capacitance)

By default, the report generated by the report constraints command displays brief information about the worst violation for each constraint in the current block and the overall cost. To report all violations, rather than just the worst violations, use the -all violators option.

The following is an example of the default output of the report constraints command.

Example 7-2 Default Constraint Report

icc2 shell> report constraints

Report : constraint Design : placed Version: J-2014.06

Date : Tue Aug 5 15:30:16 2014

			Weighte	d
<pre>Group (min_delay/hold)</pre>	Cost	Weight	Cost	Scenario
• • •				
pci_clk	0.00	1.00	0.00	wc_scenario
FEEDTHROUGH	0.00	1.00	0.00	wc_scenario
REGIN	0.00	1.00	0.00	wc_scenario
REGOUT	0.00	1.00	0.00	wc_scenario
• • •				
pci_clk	1.12	1.00	1.12	bc_scenario
FEEDTHROUGH	0.00	1.00	0.00	bc_scenario
REGIN	0.01	1.00	0.01	bc_scenario
REGOUT	0.00	1.00	0.00	bc_scenario

min_delay/hold 1.13

			Weighte	
Group (max_delay/setup)	Cost	Weight	Cost	Scenario
•••				
pci_clk	0.44	1.00	0.44	wc_scenario
FEEDTHROUGH	0.00	1.00	0.00	wc_scenario
REGIN	0.00	1.00	0.00	wc_scenario
REGOUT	0.24	1.00	0.24	wc_scenario
• • •				
pci_clk	0.00	1.00	0.00	bc_scenario
FEEDTHROUGH	0.00	1.00	0.00	bc_scenario
REGIN	0.00	1.00	0.00	bc_scenario
REGOUT	0.00	1.00	0.00	bc_scenario

max_delay/setup 0.68

```
Constraint Cost
------
min_delay/hold 1.13 (VIOLATED)
max_delay/setup 0.68 (VIOLATED)
max_transition 417.69 (VIOLATED)
max_capacitance 189895.48 (VIOLATED)
min_capacitance 100.52 (VIOLATED)
```

Reporting the QoR

1

To generate a summary of the quality of results and other statistics of a block, use the report_qor command. It reports information about timing path group details and cell count and current block statistics, including combinational, noncombinational, and total area. The command also reports static power and design rule violations.

By default, the command reports the QoR for all active scenarios. To report the QoR for

- All scenarios associated with specific modes, use the -modes option.
- All scenarios associated with specific corners, use the -corners option.
- Specific scenarios, use the -scenarios option.

The following is an example of a report generated by the report gor command.

Example 7-3 report_qor Report Example

```
icc2 shell> report qor
***********************************
Report : gor
Design : placed
Version: K-2015.06
Date : Tue Apr 5 16:29:52 2015
*********
Information: Design Average RC value per unit length: (NEX-011)
Information: r = 1.792938 ohm/um, c = 0.079907 ff/um, cc = 0.000000
ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, c = 0.093680 ff/um, cc = 0.000000
ff/um (Y dir) (NEX-017)
Scenario
                  'bc_scenario'
Timing Path Group 'pci_clk'
_____
Worst Hold Violation: -0.15
Total Hold Violation: -8.79
No. of Hold Violations: 283
```

Scenario 'wc_scena: Timing Path Group 'pci_clk'	rio'
Levels of Logic: Critical Path Length: Critical Path Slack: Critical Path Clk Period: Total Negative Slack: No. of Violating Paths:	55 2.79 0.03 3.00 0.00
•••	
Cell Count	
Hierarchical Cell Count: Leaf Cell Count: Buf/Inv Cell Count: CT Buf/Inv Cell Count:	694 116919 17031 0
Area	
Combinational Area: Noncombinational Area: Net Area: Net XLength: Net YLength:	8365846.92 571218.74 0 0
Cell Area: Design Area: Net Length: Design Rules	8937065.66 8937065.66 0
Total Number of Nets:	 142890
Nets with Violations: Max Trans Violations: Max Cap Violations:	142890 273 12 262

In the Cell Count section, the report shows the number of macros in the block. To qualify as a macro cell, a cell must not be hierarchical and must have the <code>is_macro_cell</code> attribute set on its library cell.

Reporting the Delay of a Timing Arc

To get a detailed report about the delay calculation of a given cell or net timing arc along a timing path, use the report_delay_calculation command.

Use the -from and -to options to specify the "from" and "to" pins of the cell or net. These two pins can be the input and output pins of a cell to report the calculation of a cell delay, or can be the driver pin and a load pin of a net to report the calculation of a net delay.

By default, the command reports the delay calculation for the current scenario. You can specify the mode and corner to report with the <code>-mode</code> and <code>-corner</code> option, respectively, or you can specify the scenario to report by using the <code>-scenario</code> option.

The following is an example report generated by the report_delay_calculation command for the current scenario.

Example 7-4 Delay Calculation Report

```
icc2 shell> report delay calculation \
   -from u0_3/p0/mul0/m0_U1_INT_SUMR_reg_1_/CLK \
   -to u0_3/p0/mu10/m0_U1_INT_SUMR_reg_1_/QN
********
Report : delay_calculation
Module : placed
Mode
     : my_mode
Corner: wc mode
Version: K-2015.06
Date : Tue Apr 5 16:29:52 2015
***********
cap units: 1.00fF res units: 1.00MOhm time units: 1.00ns
Current delay calculation style: auto
Current min Elmore tau: 0.00s
Current min Arnoldi tau: 2.00ps
Cell arc:
Lib: /usr/libs/mylib.ndm:mylib lvt
Cell: u0_3/p0/mul0/m0_U1_INT_SUMR_reg_1_ (FD1_LVT)
From-pin: CLK To-pin: QN
        rising_edge
Sense:
            Input
                                   Output Stored
                                                    Stored Delay
            slew Load Delay
                                   slew delay
                                                    output slew derate
early rise: 0.29 7.27 0.22 0.11 0.22 0.11 late rise: 0.29 7.27 0.22 0.11 0.22 0.11 early fall: 0.29 6.85 0.20 0.10 0.20 0.10 late fall: 0.29 6.85 0.20 0.10 0.20 0.10
                                                    0.11
                                                                  0.99
                                                                  1.01
                                                                 0.99
                                                                 1.01
```

1

Reporting the Clock or Data Arrival Time at Pins or Ports

To obtain the arrival time of a data signal at a pin or port on a data net, query the arrival_window attribute by using the <code>get_attribute</code> command as shown in the following example:

```
icc2_shell> get_attribute [get_pins U50/Y] arrival_window
{{ SYS CLK} pos_edge {min_r_f 0.367955 0.361167} {max_r_f 0.385574
0.383949}}
```

For the arrival window, the tool reports the clock name, the edge type that launches the path, and the minimum and maximum rise and fall arrival times at the pin. If data launched from multiple clocks arrive at a pin, the tool reports a separate arrival window for the data launched by each clock.

To obtain the arrival time of a clock signal at a pin or port on the clock network, query the clock_arrival_window attribute by using the get_attribute command as shown in the following example:

For the clock arrival window, the tool reports the clock name, the active edge type, and the minimum and maximum rise or fall arrival times at the clock pin, based on the active edge of the clock. If multiple clocks or multiple active edges of the same clock arrive at the pin, the tool reports a separate arrival window for each clock or clock edge.

Checking the Timing Constraints and Settings

Paths that are incorrectly constrained might not appear in the violation reports, possibly causing you to overlook paths with violations. You can check for incorrectly specified or missing constraints or other timing issues by using the check timing command.

Table 7-1 shows a list of checks that performed by the check timing command.

- To perform all the checks, use the -all option.
- To include specific checks, in addition to the default checks, use the -include option.
- To exclude specific checks, from the default checks, use the <code>-exclude option</code>.

Table 7-1 Types of Checks Performed by the check_timing Command

Type of Check	Default	What the tool does
gated_clock	Yes	Issues a warning about any gated clocks that do not reach register clock pins.
generated_clock	Yes	Checks the generated clock network and issues a warning for any of the following conditions:
		Generated clocks with no path to the master clock
		Generated clocks with no path to the master clock that meets the sense relationship specified
		Multiple generated clocks that form a loop
		Generated clocks that are not expanded
		Generated clocks that have no period specified
loops	Yes	Issues a warning if a combinational feedback loops is found.
no_clock	Yes	Issues a warning if no clocks reach a register clock pin.
no_input_delay	Yes	Issues a warning if no clock-related delay is specified for an input port.
unconstrained_ endpoints	Yes	Issues a warning if register data pin or primary output is unconstrained.
clock_crossing	No	Issues a warning if a timing path crosses a clock domain.
data_check	No	Issues a warning if no clocked signal or multiple clocked signals reach the reference pin of a data check register.
multiple_clock	No	Issues an information message if multiple clocks reach a register pin.

By default, this command performs the timing checks for all active scenarios. To perform the timing checks for

- All scenarios associated with specific modes, use the -modes option.
- All scenarios associated with specific corners, use the -corners option.
- Specific scenarios, use the -scenarios option.

The following is an example output of the check timing command.

```
icc2_shell> check_timing
Warning: The register clock pin 'F1/CLK' has no fanin clocks. (TCK-002)
Warning: The register clock pin 'F2/CLK' has no fanin clocks. (TCK-002)
Warning: The register clock pin 'F3/CLK' has no fanin clocks. (TCK-002)
Warning: The reported endpoint 'OUT' is unconstrained. Reason: 'no check'. (TCK-001)
Warning: The reported endpoint 'F1/DATA' is unconstrained. Reason: 'unclocked'. (TCK-001)
Warning: The reported endpoint 'F2/DATA' is unconstrained. Reason: 'unclocked'. (TCK-001)
Warning: The reported endpoint 'F3/DATA' is unconstrained. Reason: 'unclocked'. (TCK-001)
```

You can also perform the timing checks by using the <code>check_design -checks timing</code> command, as shown in the following example:

```
icc2 shell> check design -checks timing
****
Report : check design
Options: { timing }
Design : TOP
Version: K-2015.06
Date : Fri May 8 14:02:43 2015
**********
Running atomic-check 'timing'
*** EMS Message summary ***
______
Rule Type Count Message
______
TCK-002 Warn 3 The register clock pin '%pin' has no fanin clocks.
______
Total 7 EMS messages: 0 errors, 3 warnings, 0 info.
______
*** Non-EMS message summary ***
______
Total O non-EMS messages: O errors, O warnings, O info.
______
Info: EMS database is saved to file 'check design.ems'
```

In addition to generating a report, the <code>check_design</code> command generates an enhanced messaging system (EMS) database that you can view by using the message browser in the IC Compiler II GUI.

Checking for Consistency in Timing Analysis or Extraction Settings

To achieve faster timing convergence, it is important to ensure that the settings used for timing analysis in the IC Compiler II and PrimeTime tools are consistent. Similarly, the settings used for extraction is the IC Compiler II and StarRC tools should also be consistent. To check for the consistency of these settings, use the <code>check_consistency_settings</code> command.

This command can help you identify the following:

- Inconsistencies in the settings for IC Compiler II and PrimeTime timing analysis.
- IC Compiler II and PrimeTime timing analysis settings that are different from the recommended settings for the respective tools.
- Inconsistencies in the settings for IC Compiler II and StarRC extraction.
- Your IC Compiler II and StarRC extraction settings that are different from the recommended settings for the respective tools

Before you run the <code>check_consistency_settings</code> command, you must specify options for consistency checking by using the <code>set_consistency_settings_options</code> command.

The following example sets up and checks the consistency between the IC Compiler and PrimeTime settings.

```
icc2_shell> set_consistency_settings_options \
    -exec_path /global/SNPS_tools -tool pt \
    -script PT_top.tcl
icc2_shell> check_consistency_settings -tool pt \
    -output icc2 pt consistency check.rpt
```

The following is part of the output file generated for this example:

```
Error: The timing_crpr_threshold_ps PrimeTime setting should be set to 5. (CORR-800)

Error: The time.crpr_remove_clock_to_data_crp IC-Compile-II setting should be set to FALSE. (CORR-812)

Error: The time.enable_si(si_enable_analysis) setting is inconsistent between IC-Compile-II and PrimeTime. The IC-Compile-II value is true; the PrimeTime value is false. (CORR-803)
```

The following example sets up and checks the consistency between the IC Compiler and StarRC settings.

```
icc2_shell> set_consistency_settings_options \
    -exec_path /global/SNPS_tools -tool starrc \
    -script run_starrc.tc -corner max
icc2_shell> check_consistency_settings -tool starrc \
    -output icc2 starrc consistency check.rpt
```

The following is part of the output file generated for this example:

```
Information: The ccap_ratio(COUPLING_REL_THRESHOLD) setting in both IC Compiler II and StarRC are set to '0.02'; The recommendation is for both tools to set to '0.03'. (CORR-804)

Error: The include_pin_resistance(INSTANCE_PORT) setting is inconsistent between IC Compiler II and StarRC. The IC Compiler II value is FALSE (SUPERCONDUCTIVE); the StarRC value is EXPLODE. (CORR-803)

Error: The temperature(OPERATING_TEMPERATURE) setting is inconsistent between IC Compiler II and StarRC. The IC Compiler II value is 0; the StarRC value is -30. (CORR-803)

Error: The reference_direction(REFERENCE_DIRECTION) setting is inconsistent between IC Compiler II and StarRC. The IC Compiler II value is USE_FROM_TLUPLUS (NONE); the StarRC value is VERTICAL. (CORR-803)

Error: The virtual_shield_extraction IC Compiler II setting should be set to FALSE. (CORR-812)

Error: The EXTRACT_VIA_CAPS StarRC setting should be set to NO. (CORR-800)
```

Analyzing Timing Correlation Between the IC Compiler II and PrimeTime Tools

You can analyze timing correlation between the IC Compiler II and PrimeTime tools by using the analyze_timing_correlation command.

By default, this command performs the following steps:

- 1. Based on the current IC Compiler II settings, generates the files necessary for running the PrimeTime tool for each scenario of the current block.
- 2. Invokes the PrimeTime tool and generate the timing data corresponding to each scenario.
- 3. Generates the IC Compiler II timing data for each scenario.
- 4. Generates the timing correlation report between the two tools.

With the analyze timing correlation command, you must specify

- A working directory for correlation analysis by using the -work dir option.
 - The working directory contains the intermediate files such as design netlist, constraints, parasitics, and Tcl scripts generated for running the PrimeTime tool, and also the timing data generated for correlation analysis.
- The path to the PrimeTime executable by using the -pt exec path option.

```
icc2_shell> analyze_timing_correlation -work_dir run_correlation \
    -pt_exec_path /tools/SNPS/linux64/bin/pt_shell
```

The following is an example of a correlation report generated by this command:

Correlation Metric: slack	
Correlation Metric	Value
All Endpoints Violating Endpoints Absolute Slack Difference on Average Absolute Slack Difference Standard Deviation	99.952% at 3.00% Threshold 99.306% at 3.00% Threshold 2.664 ps 4.253 ps
Context WNS TNS NVE Unique NVE	
PT -0.058 -1.476 132 39 ICC2 -0.039 -0.997 105 12 Difference -0.019 -0.480 27 27	

This report shows

- The percentage of timing endpoints that correlate within a specified threshold, which defaults to 3 percent. You can change this threshold by using the -pass_rate_threshold option.
- The percentage of violating timing endpoints that correlate within the specified threshold.
- The average and standard deviation of the absolute difference between IC Compiler II and PrimeTime slack for all endpoints.
- The worst negative slack (WNS), total negative slack (TNS), number of violating endpoints (NVE), and the unique number of violating endpoints for the both tools and the difference.