

SIMPLE SWITCH



- Needs to perform switching function @ 100MHZ clock frequency
- Packets consist of 4 bytes



- Input and output width is 1 byte or 8-bits
- Submission's (hand written is also allowed)
- 1 Detailed design document
- 2 Verilog code
- 3 Verification strategy
- 4 Switch Ratency