PHYSICAL DESIGN FLOW AND STEPS

* Inputs
  + .v file: (VHDL / Verilog file). Contains the frontend design of the system in netlist form.
  + .lef file: Stands for Library exchange format. The lef file gives details about the physical aspects of the design components. It specifies the area of all the macros and the standard cells, the pins in each and the associated information like direction of pins, position, layer of metal etc.

techlef file provides details and design rules for the various routing layers in the current technology.

* + .lib file: Timing file. It contains the timing information for all the standard cells and i/o pads in design. It also provides the information about the process operating conditions and variations as well as the threshold definitions for parameters such as rise time, fall time etc. Typical, fast and slow libraries give the typical, minimum and maximum timing information respectively.
  + .io file: This provides information regarding the i/o pads and pins in the design, such as order, location on design, orientation etc.
  + .cdb: This is the CeltIC dB noise library, which provides information regarding noise associated with the design. This is used in signal integrity analysis.
  + .sdc file: It is the timing constraint file. Stands for Synopsis Design Constraint. It contains all the information about the clock used in the design (period, latency, uncertainty/skew), timing exceptions (false paths, multicycle paths, logically impossible paths), and other constraints.
* Floor Plan

It involves placing of hard macros (macros are decided by and specified in the netlist (.v) provided by front end), modules, and IO pads in such a way so as to decrease the chip area and routing distances.

Area of chip calculated in this step, based on number of std. cells, macros and their areas.

General guidelines:

* Place macros in such a way so as to minimize the interconnect length between IO pins and other cells. (Most commonly, pins connecting to the IO pads face the periphery, other pins oriented towards the center of the die.)
* Place macros in such a way so as to get a sizeable channel (not fragmented) that can be utilized for placement of remaining std. cells and routing.
* Analog macros: Places near corner of die to minimize IR drop. (More drop at center); Place away from high speed switching digital circuits; Cover with routing blockage - to prevent wires from being routed over them, thus compromising Signal Integrity.

Macros usually surrounded by block halo. The halo is used to ensure std. cells aren’t placed close to the macro pins. This reduces routing congestion and ensures the macro pins are easily accessible. When macros are placed close to each other, make sure their halos abut. This is to ensure no std. cells are placed in between the macros.

IO filler cells are also added in this stage.

The floorplanning can be done by manually moving the macros onto the chip area, or using the GUI/commands. Relative floorplanning can be done to place a macro relative to core boundary or another module.

Modules (Guides, Regions, Fence) can be used to specify placement of certain std. cells in particular areas of the chip, to improve performance.

Floorplan is saved as \*.fp file. Any .fp file can loaded at any time.

* Power Planning

­­­­Involves calculating number of power pins required, number of rings, stripes, width of rings, stripes, IR drop etc. The calculation depends on the power consumed by chip, total current drawn, current rating of power pad (A/m), current rating of metal layer, percentage of current flowing through that metal layer.

If area is not a constraint, more number of stripes of wide metal are preferred, as it provides lesser resistance, thus decreasing IR drop.

First global net connections should be specified (this step connects the powers nets to the VDD/VSS pins)

Core rings, block rings and stripes can be added using the synthesize power plan option. Alternately add ring option can be used to add core rings and block ring to any selected block. Similarly add stripes option can be used to add power stripes.

After addition of rings and stripes, special route is used to connect IO power pins to the power rings and stripes. It also adds follow pins (vdd! and gnd! pins) for the std. cell rows and connects them to the stripes.

* Placement

During the placement process, the remaining standard cells in the design are placed on the core.

The placement is done so as to optimize the routing lengths between cells. In most cases, the placement is timing driven, ie. according to the timing constraints specified in the .sdc file.

Placement is followed by reordering of the scan chains in the design. This involves reconnecting the various registers in the chain in such a way so as to decrease the routing distances thereby easing congestion.

Once placement is done, the approximate routing distances between the cells is found. This is done by running trial route. Once trial route is completed, the RC values for various paths can be extracted and the delay calculated.

* CTS

Clock tree synthesis is used to generate the clock tree for the design. It is very important to ensure that the clock sees a balanced load on most paths so that the skew between these paths is brought down to minimum.

First the specifications for the clock tree have to be generated, which defines the clocks to be generated and the buffer/inverter cells that can be used during the synthesis. This file (.ctstch) is generated using the clock information provided by the constraint (.sdc) file.

Once the clock specification is generated, the clock tree is synthesized.



* Routing

Nano route is performed to do global and detail routing for the entire core area. This is done automatically with timing driven and SI driven options on to meet timing requirements and signal integrity requirements.

* Timing

Timing should be analyzed to make sure that all paths in the design meet setup and hold times.

Timing analysis should be performed at various stages: Pre-CTS (after trial route); Post CTS (before detail route); Post Route. Setup time violation is analyzed at all stages. Hold time violation is analyzed only after CTS.

In case of any violation, timing optimization must be run to make sure timing is met. Optimization is performed by buffer/inverter insertion, driver resizing etc.

* Design Specifications
* Design Architecture
* RTL
* Simulation Functional Verification
* Synthesis

.SDC

Clock period and source pin

Uncertainity (Skew)

Latency / Insertion Delay (Source & Network /Circuit)

False Path

Multi Cycle Path

` Input Delay

Output Delay

Output Pad Load Definition

* Include DFT
* Gate Level Simulation (Functional Requirement)
* Formal Verification (Cadence LEC(Logic Equivalence Check))
* Static Timing Analysis (With SDF)
* Data Preparation ( **.**v , **.**sdc , **.**io , **.**lib(slow , Typical , Fast ) , **.**lef , **.**cdb , **.**captbl , **.**udn )
* Design Import
* Sanitary Check
* I/O & Power , GND Pads arrangement / Placement
* Floor Planning

Specify Floor Plan

Size

Core Size 🡪 By Aspect Ratio H/W

Core Utilization

Core Utilization

Die Size 🡪 By H W

Core Margins 🡪 By Core To I/O Boundary

Core To Die Boundary

I/O box Calculation , Max I/O Height , Min I/O Height

Floor Plan Start at Lower Left Corner Center (Units in um)

Die / IO / Core Co-ordinates

Die LL RR

Core LL RR

I/O LL RR

Advanced

Double Back Row Bottom Row Orientation

Row Spacing \_\_ for every \_\_Rows

Site **tsmc3site** Height 5.04

Allow Overlapping Of Same Site Rows

Bottom I/O Pad Orientation

Automatic F.P

Relative F.P

Halo Blockage

Routing Halo

Placement Halo

Remove Halo

Global Net Connection (**.**v, **.**lef, **.**lib Tie Hi Tie Low)

* Partioning
* Power Planning

Add Rings

Around Core Boundary Along I/O Boundary

Block Ring(s) Around

Metal Bottom Left Top Right

Use Optional Set

Advanced Set Customized Ring

Add Stripes

Net Name

Width

Spacing

Set To Set Distance

Number of Sets

* SRoute

Nets VDD VSS

Block Pins Pad Pins Pad Rings Standard Cell Pins Stripes (Unconnected)

Straight Connections & Allow Jogging

Prefer Different Layer Jogging

Straight Connections Only

* Verify Connectivity

Nets All Selected Special

Open Unconnected Unrouted

Antenna Weekly Connected

* Verify Geometry

Verification area

Total

Specified

Check

Minimum Width Minimum Spacing

Minimum Area Same Net Spacing

Shorting Geometry Antenna

Cell Overlap Off Routing Grid

Insufficient Metal Overlap Off Manufactures Grid

Allow

Pin Blockage

Same Cell Violations

Pre Placement Timing Analysis

* Placement Blockage

Specify Placement Blockage for Stripes & Routing Blockage

M1 M2 M3 M4 M5 M6 M7 M8

* Place Standard Cell & Macro

Mode

Full Incremental Prototyping

Options

Timing Driven Optimization

Scan Recorder Optimization

Optimization

Include Pre-placement optimization

Include In-placement optimization

Advanced Congestion Effort Low Medium High

Additional Options optimize Congestion …

* Scan Chain reorder
* Trail Route

Trail Route Effort Level

Prototyping

Low

Medium

High

Use Routing Guide

Use Max Metal Layers

* Post Placement Timing analysis

Design stage Pre-placement Pre-cts Post-cts Post-route Sign off

Analysis Setup

* Timing Optimization

Design stage Pre-placement Pre-cts Post-cts Post-route Sign off

Effort Low High

Optimization Type

Setup

Incremental

Drc

Max Cap Max Transition

All path groups

Slack Value

* CTS

Create **C**lock **T**ree **S**pecifications

Specify **C**lock **T**ree **S**pecifications

Run CTS

* Post CTS Timing Analysis
* Timing Optimization
* Routing Blockage
* Nano Route

Mode

Global

Detailed

Concurrent Routing Features

Fix Antenna

SI Driven

Insert Diodes

Post Route SI

* Extract SPEF (Routed **.**v & standard Cell LEF / DEF File)
* Check sFunctional / Timing / Area / DFT / DRC / LVS / ESD / SI / IR Drop
* Post-route Timing Analysis
* Timing Optimization
* Gate Level Simulation
* Formal Verification (RTL & Routed Net list)
* Metal Density Verification (Metal Filling)
* DRC
* LVS
* ERC
* ESD
* Process Antenna Verification
* SI (Do STA With routed **.**v & SPEF cdb)
* IR Drop for Power Grid
* Power Analysis
* Add Filler Cells , Spare cells, Dcaps , Metal Slotting
* GDSII,SPEF,DEF, **.**v (Routed & cts) , **.**wlm
* LAPO Check for GDS

Package Wire Bounding

**FLOOR PLAN**

**1. What checks you do as soon as you get the Netlist before moving the Floor plan?**

1. Netlist uniqueness
2. Assignment statements
3. Setup timing check
4. SDC constraints (Clock frequency, uncertainty margins, exceptional paths list(false, multi cycle )
5. Multi driven nets
6. No inputs pins/ports/nets should be floating
7. No clock buffers, inverters, hold delay cells
8. Scan stitched
9. All are scan flops
10. No un driven pins
11. No nets connected directly from pads to standard cells
12. Feed through buffers are there or not

**2. How the IO pad arrangement will be done**

Depending on the

1. Signals coming direction in the board
2. Grouping based on the domain like Analog, Digital
3. Uniform distribution of the power pads based on the ESD and SSO.

**3. Red color region shows the routing congestion module inside the chip. What is the reason?**

1. Placement density
2. Pin density due to high fan in cells like AOI,OAI
3. Macros/Standard cells might have used the all the metal layers inside and no routing resources.
4. Placement of cells might not have been placed in the logical connectivity order
5. Around this region more number of macros placed
6. Power straps and clock network might have used more routing resources

**4. How will you avoid the congestion?**

1. Change the floor plan (macros placement, macros spacing and **pin orientation**) such that cells will be distributed uniformly
2. Introduce the placement density screens and placement blockage (block halos)
3. Logic optimization if possible
4. Module constraints like fence, region and guide.
5. Increase the number of metal layers, core area

**5. What is the die size if standard cell area is 3mm2 and macro area is 2mm2 ?**

First decide whether it is pad limited or core limited design.

1. Pad limited ,

Width, Height = pad width x Number of pads on each side + Pitch x (Number pads on each side-1)

1. Core limited,

Core area = (Macro area+ standard cell area)/Target cell utilization

Get H,W from aspect ratio.

Chip Width, Height = Core Width, height+Core ring width

**6. On what basis will you place the macros?**

1. IP guide lines
   1. Sensitive blocks (PLL,ADC,DAC, touch screen) should be placed far from high frequency blocks and high frequency IOs
   2. High power consumption( HOT) IPs (DCDC (domain controller-to-domain controller),LDO(load drop out) regulator) placed far from sensitive blocks
2. IO pads arrangement (to decrease RLC, Noise, IR drop)
3. Connectivity (macro to IO, macro to macro, macro to standard cells, critical paths)
4. Macro alignment and orientation is correct, and pins are on the edges that you expect. Make sure pins get connected with the **default routing** direction directly with out vias
5. All macros are placed in the core area.
6. Macros do not overlap, or have very little overlap between them.
7. Macros match the module locations, or they are physically located with similar macros to minimize connectivity.
8. Macro grouping is correct.
9. There is enough spacing between macros to avoid congestion.

**Note:** You might want to restrict logic cells from being placed between macros to avoid routing congestion, but still allow nets to be buffered using this area.

1. Guides have the correct relative locations.

**Note:** Designer knowledge should always take precedence over any recommended guidelines.

Macro to Macro spacing deciding factors:

1. Pin density
2. Number of metal layers
3. Routing pitch

**7. What are constraints you consider for floor planning of Standard Cells?**

Generally standard cells will not be floor planned but can be shaped and placed as required with fence, region and boundary constraints along with target/effective utilization factor.

**8. What parameters (or aspects) differentiate Chip Design & Block level design??**

1. IO pads
2. Meeting the timing at block as well as at chip for block level design. Correlation depends on the timing budget accuracy.
3. Getting the afresh time budget SDC at particular stages like Floor plan, post placement, post CTS and post routing.
4. Making sure block power nets and IO pins match while hierarchy assembling (by providing LEF).
5. Providing the .lib, Clock Macro model for assembly.
6. Need to do any fix (timing/non timing) in block level.
7. Gate count

**9. Differentiate between a Hierarchical Design and flat design?**

Hier

* No effective optimization at boundaries
* Effective High gate count chips
* Design reuse
* Tools can handle design complexity easily

**10. Flip Chip I/O**

Flip Chip, the direct electrical connection of face down (hence "flipped") electronic components onto the substrate, with benefits in comparison with the non-CUP wire bond as follows:

1. • Reduce the required board area.
2. • Reduce the inductance and capacitance of connections and shortens the path, greatly improving the accuracy of impedance control.
3. • Provide excellent heat dissipating channel by using bumps.

**11. When designers calculate the number of power/ground cells for I/O areas, designers should consider the Simultaneously Switching Outputs (SSO) effect in addition to EM.**

**12. What Floor plan checks do you do to freeze?**

* 1. IO timing
  2. Macro to macro timing
  3. Macro to standard cell timing with margin. How much margin
  4. IR drop analysis ,how much margin

**13. In which metal do you prefer the Io pins for block? How many metal layers (HVH) will you select for the below shaped blocks?**

First one:

M1-M5 because we will have 3 horizontal metal layers.

Second one:M1-M6 because we will have 3 vertical metal layers.

North and south pins should be in vertical metal layers (M2,4,6).

East and west pins should be horizontal metal layers (M1,3,5)

**14. How much space/area do you take while doing floor plan if 8x32 bit bus talking from one macro to another macro?**

5 M, Horizontal= M1,M3,M5 Vertical= M2,M4

M2 pitch= 0.28 Cell Height =0.54

Routing space =8X32x0.28/2

“2” is because 2 layers cab used on average of out of 3 layers .M1 mostly will be used in standard cells and M5 used for global connects.

Interconnect lengths are more. So, need to add buff/inv .If 2 cells per net,

Total cells= 8x32x2= 512 cells

Area = 512x(3x0.28)x0.54 ,extrapolated this value because buffers are not used all at the same location.

**Placement**

**1. How do you calculate the core ring width?**

1. Core current requirement
2. Current carrying capability/maximum current density (Jmax) of the metal

**2. How you deal with the congestion after placement? When will you ignore and what basis? Is trail rout will try to route with the shortest path?**

0.5% and 1.0% of Congestion for okay for 3 M and 5M correspondingly.

**3. What are the advantages and disadvantage of Dcap cells?**

Advantages

1. Stable voltage (acts as a local source) between power and ground when signal nets switch.
2. This can reduce IR drop for power nets and limit bouncing on ground nets.

Disadvantages:

1) Consumes chip area as they are big in size

2) Leakage power consumption

3) Performance degradation in terms of timing

**IR Drop:**

* IR drop is a signal integrity effect caused by wire resistance and current draw off of the power and ground grids. If the wire resistance is too high or the cell current larger than predicted, an unacceptable voltage drop may occur.
* This voltage drop causes the supply voltage to the affected cells to be lower than required, leading to larger gate and signal delays that can consequently cause timing degradation in the signal paths as well as clock skew.
* Lowered power supply current due to IR voltage drop also reduces the noise margins and compromises the signal integrity of the design.

**4. What are the general power margins?**

5 % of both VDD and GND

**5. How will you decrease the voltage drop?**

Dynamic

1. De caps
2. Clock gating
3. Gate level power optimization (cell sizing, buffer insertion instead of high drive strength)
4. voltage scaling
5. Multi VDD
6. Frequency scaling, Reducing the frequency of operation using pipelining
7. Async design techniques
8. Reducing number of transitions, eg. using grey coding

Static

1. Multi Vt Cells
2. Power gating
3. By applying a reverse bias voltage to the sub- strate, it is possible to reduce the value of the term (VGS-VT), effectively increasing VT. This approach can reduce the standby leakage by up to three orders of magnitude. However, VTCMOS (variable threshold CMOS) adds complexity to the library and requires two additional power networks to separately control the voltage applied to the wells. Unfortunately, the effectiveness of reverse body bias has been shown to be decreasing with scaling technology.
4. High K gate oxide
5. The Stack Effect, or self-reverse bias, can help to reduce sub-threshold leakage when more than one transistor in the stack is turned off. This is primarily because the small amount of sub-threshold leakage causes the intermediate nodes between the stacked transistors to float away from the power/ground rail. The reduced body-source potential results in a slightly negative gate- source drain voltage. Thus, it reduces the value of the term (VGS-VT), effec- tively increasing VT and reducing the sub-threshold leakage
6. Long channel devices but low dynamic current leads to reduced performance

**6. During power analysis, if you are facing IR drop problem, then how did u avoid?**

Dynamic IR drop: Decap Cells

Static IR drop:

1. Increase the width of power straps
2. Do the routing in the top metal layers
3. Increase the number of power pads
4. Place more power consuming macros near to the IO power pad

**7. IR Drop effects:**

1. Delay performances due to less slew rate
2. Noise margins will decrease
3. More susceptible to noise

**8. During power analysis, if you are facing IR drop problem, then how did you avoid?**

1. Increase power metal layer width.
2. Go for higher metal layer.
3. Spread macros or standard cells.
4. Provide more straps.

**9. How to reduce the power /ground Bounce?**

1. Wide width metal

1. Top metal layers (low resistivity)
2. Multi cut Vias
3. Placing near power pads
4. Decap cells

**10. How you fix the EM violations?**

1. Widen the metal
2. Metal slotting

**Some Steps to Minimize Electromigration :**

* Wider Wire Decreases current density and hence decreases electromigration.
* Length of the wire less then “BLECH LENGTH” decreases electromigration.
* Vias should be organized such that the current flow is uniformly distributed.
* Bends of interconnects should be avoided at 90 degrees because the current density is

more at 90 degrees than at oblique angles.

Use the taper circuits than high drive strength cells

**11. Clock gating** :On using false path on enable I will say be very careful and this is fine for global  on/off signal for which you don't care when they occur, for thing that need to be cycled accurate (typically controlling write to config register, internal memories, ...) this is the best way to end up with gate level simulation not matching your functional  simulation despite the fact that your formal equivalency pass!! Ever been beaten by that one due to the clock latency making your enable being seen one cycle too late?

**12. If in your design has reset pin, then it’ll affect input pin or output pin or both?**

Output pin.

13. TSMC I/O libraries contain the Power On Control (POC) system to prevent an I/O unknown state. An *unknown state* may cause high I/O crowbar current or bus contention when the I/O voltage (VDDPST) is powered up before the core voltage.

**14. Why order of filling is form more width filler cells to low width filler cells?**

It forms the wide metal due to continuous placement of low width filler cells. Creates Metal

slotting rule violation.

The CMP damascene process also introduces undesirable side effects, including dielectric erosion and metal dishing.

Please always insert fat fillers first and then thin fillers afterwards. To avoid the metal-slot-rule violation, please do not only use thin filler cells to fill large I/O spacing. For example, use one 20um pitch filler cell (PFILLER20) and one 10um pitch filler cell (PFILLER10) instead of using 6 “5um pitch” filler cells (PFILLER5) to fill 30um spacing. In addition, if spacing is larger than one cell pitch, please first insert core power cell PVDD1DGZ/CDG and I/O power cell PVDD2DGZ/CDG. Then insert filler cells to fill up the rest of spacing for ESD robustness.

**15. Why filler cell are uesd? Why we need fill in descending order of filler cell size?**

To have well, substrate continuity.

**16. What is Amoeba placement? What its use?**

The amoeba view to see the placement of modules and blocks. We can analyze module boundaries and whether the cell placed closed or not. So that we can refine the placement as pet the requirement.

**17. Why is power planning done and how? Which metal should we use for power and ground ring & strips and why?**

1. Provide the foundation for hooking up each cell to a power source.
2. To supply sufficient current/power/voltage to the chip
3. To have less IR drop
4. To avoid the EM

Top metal layers because of the low Rs.

**18. How to do Congestion optimization?**

1. Change the floor plan (macros placement, macros spacing and **pin orientation**) such that cells will be distributed uniformly
2. Introduce the placement density screens and placement blockage (block halos)
3. Logic optimization if possible
4. Module constraints like fence, region and guide.
5. **Can I add Spare cells instead of filler cells? So that we can have many for ECO.**

No because

* + - 1. More static power consumption of the spare cells compared to filler cells
      2. Spare cells are not available in all sizes.

1. **Can I use number of FILL1 cells where I can use FILL32/64?**

No because

* + 1. Metal slot problems will come.
    2. Dishing
    3. Erosion

1. **1 high drive strength cell equal to 5 buffers. Which one will you choose?**

5 buffers because taper circuit is effective in terms of delay but may not be the area/power effective circuit.

It is essential to not to use single input high drive strength cell by itself. It would potentially cause a large current and cause critical EM failure. Designer can remove ‘don’t use’ attribute to drive high fan out from LIB if they are careful enough to avoid EM issues.

1. What is the difference between the prototype and timing driven placement?
2. **Could you place the standard cells in Core to IO region?**

NO because

1. Need to create the core rows to place, extend the follow pins
2. DRC violations occurs ( Nwell connectivity)
3. Need filler cells
4. Will be very near to IO pads which will should be away from the high frequency and ESD
5. **Why standard cell width is integer multiples of M2 pitch?**

To get maximum metal routing tracks on top of standard cell. Standard cell pins are aligned to the M2 routing grid.

1. **Why to fix DRVs ?How you fix DRVs ?**

We need to fix DRV even though the timing met because the cell characteristics will be unpredictable with DRV violations.

Max transition violations will be fixed –By adding the repeater which

* + 1. Boosts the signal strength
    2. Increases the slew rate

Max cap will be fixed by cloning , adding buffer

**26. From which stage of the project did you use MMMC –placement**

**27. How much placement density allowed at floor plan stage**- 65 to 75% is allowed .I worked on the chip which had 75% at Floor plan and 85% at the end.

**CLOCK TREE SYNTHESIS**

**1. Generally in which stage will you find the clock gating violations? Why in that stage?**

Post CTS stage because skew control between the clock gated and no clock gated cells is difficult. Clock gated path takes more path delay compared to no clock gated path.

CGC type depends on the pos edge/neg edge triggered flip flop.

Advantages:

1. Less Power dissipation
2. Decrease in area overhead compared to synchronous clock enable methodology

**2. Drawbacks of clock gating technique**

1. You could get some glitches in the gated clock if clock gating was not done properly. Which could cause severe problems

2. Synchronization (skew balancing). In fact gated and not gated circuits are not clocked at the same time because of the delay overhead introduced by the circuit responsible of gating the clock.

3. Overhead in design, verification and silicon area.

**3. What are the synchronous and asynchronous clocks?**

Synchronous clocks: Same source or constant phase difference (main clocks and generated clocks)

Asynchronous clocks: Different clock sources or no constant phase difference

A clock domain is defined as that part of the design driven by either a single clock or clocks that have constant phase relationships. A clock and its inverted clock or its derived divide-by-two clocks are considered a clock domain (synchronous).

Conversely, domains that have clocks with variable phase and time relationships are considered different clock domains.

**4. How the clock uncertainty will be considered as a skew in ctstch file? What are the components and source of uncertainty?**

The clock uncertainty include/components: jitter (PLL), clock skew (before CTS), OCV (before

post-routing), guard margin.

Sources:

1. PLL or clock generator
2. Process variations
3. Load mismatch
4. Different width and length clock nets
5. Coupling capacitance/Cross talk
6. Power supply Variations

Post CTS: Uncertainty will be decreased in SDC. Clock skew (including the OCV) target will be given in ctstch.

eg:A 1 ns clock with a 100 ps clock uncertainty means that the next clock tick will arrive in 1 ns plus or minus 50 ps.

Setup uncertainty should include all of them (capture clock and launch clock are different) but we can ignore PLL jitter in hold uncertainty (capture clock and launch clock are same), and OCV uncertainty for hold can be less than setup.

**5. Why are we not checking the hold before CTS?**

Setup violations are checked before CTS, while hold violations are checked after CTS. This is because positive clock skew helps setup. So if setup is cleared before CTS with an estimated skew, then mostly setup will be clear with the actual value of skew calculated after CTS. However, in hold analysis, skew increases the minimum logic delay required in the path. Since it works against hold, hold analysis is performed after CTS when an accurate value of skew is known.

Fixing hold is easy compared to setup. Cell density (Unnecessarily data paths) may increase if we keep fixing from pre CTS stage itself.

**6. What is the difference between through pin, leaf pin and exclude pin?**

The clock tracing stops at

A clock pin/sink pink

An asynchronous set/reset pin

An input pin without any timing arc to an output pin

A user-specified leaf pins or excluded pin

CTS does not trace through gates, because NoGating rising is specified, but the skew is balanced.

**7. What are the inputs given while CTS and which are important in order?**

1. Well floor planned and Placed design
2. Module Placement Utilization (which contains the clock nets is set to 5–7 percent less than the desired final chip utilization (placement density). This provides placement resources for adding clock buffers during CTS)
3. Clock Designs with Tight Area, use the Specify Cell Padding form (Place – Specify – Cell Padding) to create placement resources near clocked flip-flop cell types.
4. Balancing Pins for Macro Models CTS can balance a pin of a macro model. These macro models are user specified. CTS balance the phase delay of all leaf pins in the clock tree, including leaf pins of macro models. The timing models for macro models are defined in the clock tree specification file Macro Model statement.
5. Timing Model Requirement for Cells Make sure that all cells have a timing model. If a cell does not have a timing model, CTS will not trace through the gate, and may set the gate’s input pin as a leaf pin.
6. Delay Variation and OCV (setAnalysisMode and setTimingDerate commands).
7. Cts tch file
   1. Non Default Rules (NDR) (extra spacing, shielding)
   2. Routing layers
   3. Clock root pins
   4. Max/Min delay (clock latencies)
   5. Skew
   6. Sink/Buffer transition
   7. Cells to be used while doing CTS
   8. Routing while CTS
   9. Leaf pins, exclude pins, through pins
   10. Clock grouping
   11. Macro models

**8. Can we have latency/ insertion delay more than clock period?**

We cannot because the data will be missed without capturing.

Why clock buffers and inverts should have equal rise and fall times?

1. To maintain minimum clock pulse width
2. To have timing margin for the both negative and positive edge triggered flip flops i.e for half cycle paths
3. They have higher max\_cap value

Disadvantages:

1. Occupies more area
2. More power consumption
3. More delay compared the normal buffers

**9. How CPPR will analyze for half Cycle paths?**

CPPR /CRPR will not depend on half /full cycle path.

**10. In which paths mainly will you see the violations at post CTS stage?**

Paths related to IO like Input to Reg , Reg to output and in to out (if max\_delay is not used).

**11. What is the advantage of Virtual clocks over real clocks while defining input and output delays for IO ports?**

**12. Why scan re ordering is required?**

To save the routing resources

Easy timing closure for setup time

IR drop/power consumption can be decreased

**13. What are the changes between the pre CTS and post CTS?**

1. Clock propagation
2. Uncertainty values
3. IO delays
4. Disable timing constraints, False paths if timing violations occurs

**14. How to decrease the clock skew and insertion delay?**

To minimize the clock skew and clock latency, designers may find the following recommendations helpful. It must be noted that these recommendations are not hard and fast rules. Designers often resort to using a mixture of techniques to solve the clocking issues.

**15. How will you decrease the latency and skew?**

Latency:

1. Use the minimum clock level with balanced clock branches
2. Widen the wire width from the source to first clock buf/Inv
3. Use high drive strength cells
4. Use Inverters instead buffers
5. Library study- cells which have minimum delay ex: use cells which have less delay for rising signals for positive edge triggered flops
6. By grouping the flops in the same domain

Skew:

1. Balanced clock tree by cloning
2. By clock grouping
3. Mix of drive strength cells
4. Ability to trap from any level (clock gating vs not clock gating)
5. By synthesizing the separate clock tree for the generated clocks
6. Widen the wire

Discussed elaborately below:

1. Use a balanced clock tree structure with minimum number of levels possible. Try not to go overboard with the number of levels. The more the levels, the greater the clock latency.
2. Use high drive strength buffers in large clock trees. This also helps in reducing the number of levels.
3. In order to reduce clock skew between different clock domains, try balancing the number of levels and types of gates used in each clock tree.For instance, if one clock is driving 50 flops while the other clock is driving 500 flops, then use low drive strength gates in the clock tree of the first clock, and high drive strength gates for the other. The ideas here is to speed-up the clock driving 500 flops, and slow down the clock that is driving 50 flops, in order to match the delay between the two clock trees.
4. If your library contains balanced rise and fall buffers, you may prefer to use these instead. Remember, in general it is not always true that the balanced rise and fall buffers, are faster (less cell delay) than the normal buffers. Some libraries provide buffers that have lower cell delays for rise times of signals, as compared to the fall times. For designs utilizing the positive edge trigger flops, these buffers may be an ideal choice. The idea is to study the library and choose the most appropriate gate available. Past experience also comes in handy.
5. To reduce clock latency, you may try to use high drive inverters for two levels. This is because, logically a single buffer cell consists of two inverters connected together, and therefore has an cell delay of two inverters. Using two separate inverters (two levels) will achieve the same function, but will result in reduced overall cell delay – since you are not using another buffer (2 more inverters) for the second level. Use this approach, only for designs that do not contain gated clocks. The reason for this explained later (point h).
6. Do not restrict yourself to using the same type and drive strength gate for CTS. Current layout tools allow you to mix and match.
7. For a balanced clock tree (e.g., 3 levels), the first level is generally a single buffer driven by the Pad. In order to reduce clock skew, the first level buffer is placed near the center of the chip, so that it can connect to the next level of buffers, through equal interconnect wires. This creates a ring like structure with the first buffer in the center, with the second set of buffers (second level) surrounding it, and the last stage surrounding the second level. Thus, the distance between the first, second and the third level are kept at minimum. However, although a good arrangement, it does result in the first level buffer being placed farthest from the source (Pad). If a minimum size wire is used to route the clock network from the Pad source to the first buffer, it will result in a large RC delay that will affect the clock latency. Therefore, it is necessary to size-up (widen) this wire from the Pad source to the input of the buffer (first level), in order to reduce the resistance of the wire, thereby reducing the overall latency.Depending upon the size of your design and the number of levels, you may also need to perform this operation on other levels.
8. In order to minimize the skew, the layout tool should have the ability to tap the clock signal, from any level of the clock tree. This is especially important for designs that contain gated clocks. If the same clock is used for other ungated flops, then it results in additional delay, hence the skew.If the clock tree ended at the gate, the additional delay will cause a large skew between the gated-clock flop and the ungated-clock flop as shownin Figure 9-1 (a). Therefore it is necessary to tap the clock source from a level up for the gated-clock flop, while maintaining the full clock tree for the ungated clock flop, as illustrated in Figure 9-1 (b). However, if inverters are used in the clock tree (point e), then the above approach breaks down. In this case, do not use inverters as part of the clock tree.

* Clock skew can be minimized by proper routing of clock signal (clock distribution tree) or putting variable delay buffer so that all clock inputs arrive at the same time
* Local skew.
* Clock skew occurring between two adjacent clock storage elements.
* Global skew.
* Maximal difference between two clock signals reaching any of two storage elements on the chip.

**16 .How you control the OCV in clock paths** –Try to have the more common path than individual path from the divergence clock tree point. So that CPPR/CRPR will decrease the OCV effect.

**17. What is the advantage of the clock mesh structure?**

1. used for high frequency clocks
2. less than 1ps skew can be achieved

**18. Will you use the buffers or inverters for CTS and why?**

Inverter:

1. Less area
2. Less power (dynamic as well as leakage current )
3. Less prone to OCV (process variation) due to less number transistors
4. Less delay, skew reduction because on less insertion delay because of the less inverter delay compared to buffer delay
5. Clock phase corrections can also be achieved by buffers
6. Inverts in the Buffer will see the different loads. First inverter sees the load of only 2d Inverter but 2nd inverter sees the load of receiver and interconnect.

**19. What are the NDR (Non Default Rules) used for the clock tree?**

1. Double spacing or extra spacing
2. Shielding

**20. Which metal did you use for the clock tree routing?**

Next lower layer to the top two metal layers (global routing layers). Because it has less resistance hence less RC delay.

Cobra : (5M) TopPreferredLayer 5

BottomPreferredLayer 2

Crinmson: (7M2T) TopPreferredLayer 4

BottomPreferredLayer 3

**21. What CTS Specifications contains?**

Skew Balancing:

1. Give tight skew constraint
2. Relax latency
3. Place the clock source in the centre if possible
4. Synthesize the separate clock tree for the generated clocks
5. Balance the load by cloning/buffering
6. For lengthy nets add buffers and increase the drive strength of the driver
7. Use clock buffers and inverts which has symmetrical rise and fall times
8. Use more inverters
9. Clock grouping for inter clock domain crossing

**22. What are the pros&cons of switch "RouteClkNet"?**

(CTS calls NanoRoute after it synthesizes the clock tree and performs clock tree routing. If this option is not specified, then clock net routeing by NanoRoute is done during the routing phase of the flow)?

We can get the accurate delays of the clock nets if route during the CTS stage else tool estimates delays based on the trail route. Correlation of timing results will be more by routing at the CTS stage.

The option "PostOpt" is also turned on. Post optimization refines placement after clock tree synthesis since placement is perturbed by clock buffer insertion. This option is ON by default.

**23. Does order of clocks in CTS clock specification file affect quality of results?**

**Error Message**

None

**Problem**

**24. User is running CTS to synthesize multiple clock trees. Does quality of results depend on the order in which the clocks are defined in the specification file?**

**Solution**

The quality of results depends on the flow being used to synthesize the clock trees

 Flow1:

=====

If user builds clock trees in a serial manner using multiple clock specification files, then the sequence in which the clocks are built does affect quality of results.

 This is because after the first clock is built, the buffers and flip-flops which are part of this first clock tree are marked as "FIXED". Hence when the refinePlace step is run as part of the second clock synthesis run, it cannot move the buffers and flip-flops which were added as part of the first clock tree.

 So when clock trees are build in a serial fashion, the sequence at which the trees are build does affect results.

 Flow2:

=====

 If the multiple clocks are part of one CTS specification file, CTS determines the clock topology one clock at a time and builds the clock tree in a serial manner. This may result in overlaps between the buffers added for the different clock trees and the flip-flops.

To resolve these overlaps, CTS calls refinePlace at the end to legalize the placement.  This step uses some weighting when determining where to move the cells so as to remove the overlaps.

So if multiple clocks are part of the same specification file, the order in which the clocks are defined does not affect results.

However there is an exception if crossover clocks are involved.

If there are cross-over clocks, it is recommended to have the cross-over clocks be specified in the specification file in order of increasing skew.

For example, if the specification file contains 3 clocks,  ClkA, ClkB and ClkC, with ClkA and ClkB being crossover clocks, and the skew constraints being 200ps 300ps and 100ps respectively, then the order in the clock specification file should be:

ClkC

ClkA # Cross-over clock ClkA should be specified before ClkB

ClkB

Summary:

=======

The recommendation when building multiple clock trees is to use Flow #2. However if a design contains multiple clocks where the zones of the clock trees overlap, and one particular clock is very critical, it may help to first synthesize the critical clock by itself. The remaining clocks can then be synthesized next using Flow #2.

**25. How to synthesis multiple clock trees at once with Encounter?**

Error Message

N/A

Problem

**26. How to synthesis multiple clock trees at once with Encounter?**

Solution

You can use the Encounter "ckSynthesis" with a Clock Specification File to accomplish this.  Below is an example of this file with 2 clock trees:

--------------------------------------------------------------

AutoCTSRootPin    SH29/I63/SH3/I43/MYCLK

NoGating           rising

MaxDelay          2ns

MinDelay           0ns

MaxSkew           100ps

SinkMaxTran      300ps

BufMaxTran       300ps

Buffer            CLKBUF40 CLKBUF20 CLKBUF12 CLKBUF8 IV12 IV8

End

AutoCTSRootPin    SH28/I62/SH2/I42/MPCLK

NoGating            rising

MaxDelay           3ns

MinDelay            0ns

MaxSkew           150ps

SinkMaxTran      400ps

BufMaxTran       400ps

Buffer            CLKBUF40 CLKBUF20 CLKBUF12 CLKBUF8 IV12 IV8

End

From where are the contents of .ctstch file generated?

This file can automatically be generated if you have read in timing constraints that specify these clocks using the "Clock -> Create Clock Tree Spec" menu option. To get an example template, use the "specifyClockTree -template" command.

Specify the clock tree by selecting Clock->Specify->Clock Tree and adding the name of the clock tree spec file.

For additional info please see the documentation on the Encounter "ckSynthesis" command.



**27. Let’s say there enough routing resources available, timing is fine, can you increase clock buffers in clock network? If so will there be any impact on other parameters?**

No. You should not increase clock buffers in the clock network. Increase in clock buffers cause more area it may create placement congestion, more power, latency and skew gets affected. When everything is fine why you want to touch clock tree??

**28. Explain CTS (Clock Tree Synthesis) flow.**

[Clock Tree Synthesist](http://asic-soc.blogspot.com/2007/10/clock-tree-synthesis-cts.html)

Insertion Delay: Maximum Insertion Delay: Delay the clock signal takes to propagate to the farthest leaf cell in the design.

Minimum Insertion Delay: Delay the clock signal takes to propagate to the nearest leaf cell in the design

**Uncertainty: Clock Skew + Clock Jitter**

**Clock Latency:** Source latency (delay): The timing a clock signal takes to propagate from its ideal waveform original point to the clock definition point.

Network latency (delay): the time the clock signal takes to propagate from the clock definition point to the clock pin of the sequential cells.

### 29. Post Mask: Physical Checks

There is a major difference between Clock Tree & Reset Tree - in regards to correct design practices.   
  
1. Clock Tree must always be 'Skew Balanced' to avoid synchronous skips & races.   
2. Reset Trees - especially for those cases where the Reset is Asynchrounous - MAY not be 'Skew Balanced' (in most of the times).   
3. Reset Tree can be MORE loaded than Clock Tree - e.g. - a relaxed DRC rule cab be set for Reset Tree - since Flip-Flops unstable behavior is less sensitive for slow slew rates in the Reset input (while the Clock input is).   
4. Some ppl consider synchronizing the Reset input signal with the main System Clock. While this is a correct practice to avoid Metastability at the trailing edge of Reset, some skew problems may arise. For those cases, carefull STA must be run to alert the designer.

|  |
| --- |
| thanks for your info, i learned a great deal from that. One question, what is the point of using reset tree if they are not "Skew Balanced". Perhaps, if your design will always go to a known state after an asynchronous reset, then you will avoid the risk of getting into metastability. State-machine design is a good example. |

Clock skew is related to chip speed while reset is not. Clock tree may set to 300ps skew with 500 ps transition time while reset may only require 1000/1000.

You need a Reset Tree to reduce heavy load. But Skew requirements for reset trees are almost non-existent for Asynchronous Resets!

Static and Dynamic Clock Uncertainties

Clock uncertainties can be classified as static or dynamic. Static uncertainty does not

vary or varies very slowly with time. Process variation induced clock uncertainty,clock skew is

such an example.

On the other hand, dynamic uncertainty varies with time. Dynamic

power supply induced delay variation,clock jitter is an example of a dynamic uncertainty.

Sources of static clock uncertainties are:

1. Intentional or unintentional design mismatches

2. On-die process variations

3. Loading variations (mismatch) at the intermediate or final stage of the clock distribution

Table 2.1. Sources of static and dynamic clock uncertainties

Clock uncertainties Sources

Static (skew)

Intentional or unintentional design mismatches

On-die process variations

Final or intermediate loading variations

Dynamic (jitter)

Voltage droop and dynamic voltage variations

Temperature gradient due to activity variations

Clock generator jitter



Except for special clocking applications such as pulse generators

and clocks for dynamic and memory circuits, a 50% clock duty cycle is considered

optimal. This is particularly important for a latch-based designs and memory circuits

where any offset between the high phase and low phase can lead to phase paths

that are more difficult to meet timing constraints. In a phase path, time lost due to

duty cycle distortion will subtract directly from the total available phase time. Cyclebased

sequential designs using edge-triggered flip-flops are more immune to clock

duty cycle distortion.



Balanced tree includes H,X and Binary tree.

Clock distribution induced duty cycle error is mainly attributed to asymmetry in

the clock distribution repeaters. Figure 2.49 compares a buffer-based (two inverters)

clock distribution design vs. an inverter-based clock distribution. In a buffer-based

design, an incoming clock edge undergoes asymmetric rise and fall edges: Two fall

edges experience gate loading only whereas two rise edges experience interconnect

loading. In contrast, in the inverter-based implementation, both positive and negative

edges experience similar loads. By having loading symmetry between rise and fall

edges, an inverter-based clock distribution network is more robust in maintaining

duty cycle fidelity.







This is illustrated in Fig.3.2, for two hypothetical CSE designs “C” and “D.”

Design “C” has a relatively high capacitance on clock nets and/or nodes which charge

and discharge every cycle independent of the input data, but uses this dynamic action

to limit the amount of capacitance switched by changing data inputs. This sort of

behavior is typical of many dynamic CSE designs. Design “D” has much less clock

capacitance, but has more capacitance switched when the data changes state. Power

comparisons at high data switching factors, for example at 50%, would tend to favor

the dynamic design “C,” while comparisons at lower switching factors, for example

10–20%, would tend to favor design “D.”

These edge variations are referred to in the time

domain as *jitter* and in the frequency domain as *phase noise*.

8.2.2 Hold Time Skew

The big difference between the setup and hold time case is that the hold time skew

refers to the same clock edge. In this case, the PLL jitter and the common path

delays will be removed from the skew calculation. This is valid for both random

and systematic components since they will have just one value at a given time, and

can be removed from the skew as common path delay components. In the case of

setup time skew, these components may vary from cycle-to-cycle and, therefore,

cannot be removed as common path delays. In the hold time case and for the example

of Fig.

8.2.3 Half-Cycle Setup Skew

In this case, the source uses the rising clock edge and the receiver uses the falling

edge. The skew in a half-cycle path will be the same as for the single-cycle skew

with the addition of the PLL duty cycle variation in the RSS component.

In the multiple-cycle paths case, the skew will be similar to the single-cycle one.

The main difference is the potential extra voltage and temperature variation that may

occur during the longer multiple-cycle path.

8.2.5 Grid or H-Tree?

Additional averaging effect will result by using a grid rather than a clock network

as long the resistance of the wires connecting the clock buffer stages is smaller than

the output impedance of the drivers. In the opposite case, the resistive shielding will

keep the buffers in isolation and there will be no skew averaging effect. In such a

case, the grid will just increase the total power due to the added capacitive load,

without offering any skew reduction benefit. The other issue with the use of a grid

is that timing tools have a difficult time analyzing this type of networks. The use of

H-tree is also necessary in the case of clock gating, since the clock buffers need to

be turned off individually.

It is also best to use

buffer stages built by two inverters rather than single inverter stages since high slew

rate at the inverter input will cause higher crowbar current. In the case of two stages

that typically use a fanout of 4, the first stage will experience crowbar current but 4

times smaller than in the original single inverter design due to the smaller size of the

first stage. The gain from the first stage will help recover the slew rate at the input

of the second stage and, therefore, reduce the crowbar current of the output stage.

This will also help minimize the electromigration effects at the output of the large

driver.

* How the clock frequencies effect the Clock tree synthesis?
* Design has no setup and hold violations but skew target was not met. Can we tape out?

Yes we can but

1. Power consumption will be more
2. Area over head because of more number of cells (buffers/inv) in clock path due to which we might had the congestion

* How to decrease the skew manually

Cloning to balance the load

Minimizing the clock levels with high drive strength cell

Widen the metal

Delay of large drive strength can be decreased by taper circuit

* Which Vt cells will you use in the CTS

Standard Vt cells because of

The delay and leakage power compromise

The less process variations compared to LVT and HVT

* How low Vt cells has the high leakage
* Is it better to single clock or multiple clocks for SCAN mode
* How you get decide the values in CTSTCH file (insertion delay, skew)
* How will you balance the skew between the synchronous clock domains : Clock grouping
* What is the useful skew concept? How you use it?
* How will you calculate the latency value of the main clock and generated clock?

Insertion delay value need to be decreased a lot for the generated clock if you break because latency already exists till the generation point.

Get the main clock latency from the first iteration.

* When will you break the generated clocks? When you give as a through pins

When there are no paths talking between the main clock and generated clock. Define as through pins if paths are talking between the domains.

Use clock grouping to balance the skew between the generated clocks/synchronous clocks.

* What type of clock tree structure soc encounter does follow
* What are the types of clock tree structures available?

H tree, Binary, Star, mesh structure, Fish bone

* How to balance the skew of FFs that used to divide clock?
* Why clock buffers have more delay than normal buffers?
* Can I mention multi cycle path if timing is not met .When should I mention?
* How will you decide the clock skew value while CTS?

Generally it will be 100-200ps.It needs to more hold buffers/inv as the skew increases. Better to keep as less as possible.

Uncertainty values for setup and hold after CTS will be generally given by foundry .uncertainty value depends on the PLL. Setup uncertainty can be avoided if you could not close the timing but not hold uncertainty. Setup timing issues can be addressed by decreasing the clock frequency but no fix for hold after manufacturing.

Hold sometimes can be fixed by decreasing the voltage vale.

Which will be used for chip level and block level?

* Advantages of Virtual Clocks:

1. Directly we can change the clock latency after CTS, No need to change the input delay (insertion delay addition) and output delay (insertion delay subtraction)

Disadvantage:

1. Need to give the false paths exceptions for clock domain crossings

Advantages of Real Clocks:

1. No need to give the false paths exceptions for clock domain crossings

Disadvantage

1. Input delay & output delay has to be changed. These will be changed based on the clock latency of boundary flops
2. CTS does not trace through gates, because NoGating rising is specified, but the skew is balanced.

* How delay will be decreased due to repeater

Delay proportional to quadratic function of length of the interconnect (Elmore delay equation). So, repeater breaks interconnect and decreases the delay value.

* Why IO delays change post CTS? Did you consider the clock latency upfront?

IO delays should be defined by considering the latencies upfront

* Did you apply symmetrical or asymmetrical duration for OCV –Asymmetrical 10% for capture clock in hold mode
* Why are we giving the skew value even though the max and min delays?
* When we will give the exclude pins, leaf pins. Which cases we will disable the timing arcs of the cells.
* Which design you prefer among 0PS and 100PS clock skew.

100 ps because 0ps will consume the power at time because of the simultaneous switching of the clock at all the sinks

* What is Current density equation? J = I/Unit Are ,Unit Area = Metal Width X Thickness
* What might ne the reason for more Insertion delay in the design?
  + 1. Clock source might be far from the sinks
    2. Low drive strength at the source point
    3. More resistance (due to small width routing )of the Clock network
    4. More number of clock levels
    5. Flops in the same domain might have sprinkled in the design instead of grouping.
    6. E.g. 1 Macro and 3000 number of flops might be there. Paths might be talking from the Macro to the flops. Generally macro will have more delay. So, keeps the high insertion delay to balance the skew between the macro and the flops
* What ate the asynchronous checks you do? What is meant by them?

I do check for the Recovery and Removal timings.

Recovery - The time period for the reset to de - assert before the active clock edge.

Removal -The time period for the reset to de-assert after the active clock edge

CTS Points

1. Clock skew of 500ps with at 200MHZ clock means that we waste 500ps of every 5ns clock cycle, or 10% of performance. Latency can cause a similar loss of performance at the system level when we need to resynchronize our output signal with a master system clock.
2. The power bus supplying the buffers driving the clock spine carry direct current (unidirectional current or DC),but the clock spine itself carries alternating current(bidirectional current or AC).The difference between the EM failures rates due to AC and Dc leads to different rules for sizing clock buses.

Fastest way to drive a large load in CMOS is to taper the successive stages by approximately e=3.This is not necessarily the smallest-area or lowest-power approach.

* How can we make sure all the flops got the clock?

check\_timing

[-pins pin\_list]

[-type type\_list]

[-verbose]

[-sort {pin | warning}]

[-exclude\_warning warning\_list]

[-include\_warning warning\_list]

[-early | -late]

[-old]

[{> | >> } file\_name | -tcl\_list]

Performs a variety of consistency and completeness checks on the timing constraints specified for a design. Valid types are: clocks, clock\_clipping,constant\_collision, endpoints, input, multiple\_clocks and loops.

**ROUTING**

**1. Why spare cells inputs to be tied to logic low/high when output pins are left floating?**

Floating outputs can create the interference to the nearby nets like floating inputs picking up the nearby interference and propagating down the network.

Inputs are critical because they are directly connected to the gate .So gate oxide can be damaged easily by the unnecessary charges like ESD/process antenna violations.

Outputs are taken from either drain/source which is immune to ESD.

**2. What is the difference between global and detailed routing?**

Global routing: just you can see the lines with out vias.

Detailed Routing: Physical nets with vias

**3. What are the output files after physical Design?**

1. Enc.dat consists of below files.

cobra\_top.conf

cobra\_top.fp

cobra\_top.marker.gz

cobra\_top\_physical.vg

cobra\_top.v

cobra\_top.ctstch

cobra\_top.fp.spr

cobra\_top.mode

cobra\_top.place.gz

enc.pref.tcl

cobra\_top.def

cobra\_top.globals

cobra\_top.opconds

cobra\_top.route.gz

siFix.option

1. DEF
2. GDSII
3. Physical verilog netlist
4. Sdf, spef

**4. Why HVH routing is used generally?**

Since logic cell interconnect usually blocks most of the area on the m1 layer.

HVH is efficient if you have standard cells in the row fashion because the M2 vertical layer useful to connect the cell pins of the different rows

**5. What is the difference between the global and detailed routing?**

Global Route (G Cells)

Channel assignment

Metal layer assignment

Detailed Route (S Box)

Track assignment

Via creation

1. **Nanoroute engine is could not complete the routing for days together. What might be the reason?**
2. **Tool could not able to start routing. What might be the problem?**
3. Pitch -Specifies the required routing pitch for the layer. Pitch is used to generate the routing grid (the DEF TRACKS).
4. Metal Width
5. Offset value might have not mentioned in the tech LEF. Offset is main thing to be specified and it should be an integer multiple of manufacturing grid.

Specifies the offset for the routing grid for the layer. This value is used to align routing tracks with standard cell boundaries, which helps routers get good on-grid access to the cell pin shapes. For the best routing results, most standard cells have a 1/2 pitch offset between the MACRO SIZE boundary and the center of cell pins that should be aligned with the routing grid. If some other offset is required to get more pins to align, specify an OFFSET value.

Generally, it is best for all of the horizontal layers to have the same offset and all of the vertical layers to have the same offset, so that routing grids on different layers align with each other. Higher layers can have a larger pitch, but for best results, they should still align with a lower layer routing grid every few track.

Default: Half the routing pitch for the layer.

**PHYSICAL VERIFICATION**

1. How the PMOS transistor formed in the Rule deck file?
2. How the gate formed in the rule deck file GATE = POLY and OD (oxide)
3. **How the Ntap and Ptap are mentioned in the rule deck?**

NTAP = NSRC AND NWELL

PTAP = PSRC AND PSUB

1. What the LVS rule deck file consists of?
2. How will you handle the layer number discrepancy?
3. **How will resolve the power shorts/opens?**

LVS ISOLATE YES, text marks.

1. How will you resolve the soft connection errors?
2. **What is the implementation difference between the 130nm and 90nm?**

Well Taps, Macro rotation,3x3 via pattern

1. **What is the Connect errors and how those will be solved logically and physically?**

Shorting of two power domains through the high resistive substrate leads to SConnect errors. This leads to substrate noise by which analog macros get affected.

Logical solution is by adding the PSUB2 layer around the analog macro/different power domain.

Physical Solution to mitigate substrate noise

* + - 1. Splitting power will reduce substrate noise
      2. Backside Grounding has little effect on substrate noise reduction for high frequency ic.
      3. Extending the N-Well under the compensation devices may improve noise immunity by upto 50%
         1. -- to isolates resistors from substrate.
         2. -- to isolated bottom plate from substrate.
         3. -- Nwell rings and p diffusion substrate contacts to reduce noise.
      4. P+ ring around the cells may increase noise immunity by about 80%
      5. Add multiple rows of contacts
      6. the substrate thickness and doping concentrations – *Lightly doped substrate has more noise immunity.*
      7. the physical separation between noise aggressors and victims

1. **Why float output are ignored but not float gate inputs?**

Float gate inputs may pickup any value. So

1. Both the transistors may form the conduction path and short circuit VDD&VSS. Power dissipation increases.
2. ESD signals directly enter the gate and destroy the gate oxide.
3. Inputs may pick up the unnecessary signals from the by side nets and destroy the functionality of the down the stage circuits
4. To avoid these problems we connect the spare gate inputs either to 1/0.

Floating output s

* Connected to the drain & source and is not a problem to the device structure.

1. **What are the inputs to and out puts from the power analysis?**

Power Meter inputs:

1. Power grid views of the std cells and macros
2. DEF
3. Power and ground voltage values
4. Power consumption of all cells ( .lib and customized instance power file if any ex:1T-

SRAm)

1. Operating frequency, duty cycle, Input activity factor
2. SDC
3. TWF
4. SPEF

Output: Instance power file

Voltage storm inputs:

1. Power grid views of the std cells and macros
2. DEF
3. Power and ground voltage values & Allowed voltage drop
4. Temperature
5. Metal maximum current density and thickness
6. Power pads location
7. Instance Power file

Outputs:

1. IR drop analysis report
2. EM analysis report and current density report

**12. What are the inputs to the SI analysis tool?**

* CDB,UDN
* power supply
* verilog netlist
* process
* SPEF
* TWF

Output:

* Noise reports
* SDF
* max delay according to threshold value
* min delay

**13. What is purpose of seal ring? What it consists of? How it works (absorbing the stress, protecting the die)?**

It is guard fence of the die to protect from the pressure or stress caused while dicing with diamond saw. It consists of all the base layers and metal layers.

It absorbs heat and avoids warping of the die by limiting the heat -affected zone. Stress will be more at corner because it goes twice for cutting.CSR (Chip stress relief) pattern inside the corner pads absorbs more stress.

**14. What is the LVS process?**

1. V2LVS,spice file editing
2. Merge the GDS,
3. Run flat/Hier

**15. How will you solve the LVS short connection with out RVE?**

LVS SHORT ISOLATE YES

**16. Name few tools which you used for physical verification?**

Calibre

**17. Electrical-Rule Checkers**

Geometrical design rules ensure that the circuit will be manufactured correctly by checking the relative position, or syntax, of the final layout. However, there is nothing to ensure that this circuit will work. Correct functionality is left to the simulators and verifiers that manipulate circuit activity and behavior. Nevertheless, there is a middle ground between simple layout syntax and complex behavioral analysis, and it is the domain of **electrical-rule checkers**, or **ERC**.

Electrical rules are those properties of a circuit that can be determined from the geometry and connectivity without understanding the behavior. For example, the estimated power consumption of a circuit can be determined by evaluating the requirements of each device and trying to figure out how many of the devices will be active at one time. From this information, the power-carrying lines can be checked to see whether they have adequate capacity. In addition to **power estimation**, there are electrical rules to detect incorrect transistor ratios, short-circuits, and isolated or badly connected parts of a circuit. All these checks examine the network and look for inconsistencies. Thus, whereas design-rule checking does syntax analysis on the layout, electrical-rule checking does syntax analysis on the network.

ERC includes following checks   
  
 Logical Layer Definition   
 Tap/Gate/SD Connection Floating Gate/Substrate/Metals  
 Soft Connection   
 Valid Device Voltages   
 Voltage Dependent Channel Length Checks

-> Whether jogging to be done through lower or top metal layer?

Top metal layer because the deionization will be done after each metal process from M1 to M Top.



**14. What is Slot error?**

The slot error occurs due to long & high width metals. Can be rectified by creating metal slots.

**SI**

**1. What are the effects of cross talk? Why is the cross talk happening? What are the ways to prevent the crosstalk?**

**Effects are cross talk noise and delay**.

Formation of capacitance between the nets will create problem by charge transfer from one net to another net.

Sol:

1. More Space
2. Shielding
3. Order the nets such that timing dependent/timing window overlap nets are far from each other
4. Increase drive strength of the victim net

2. Will you consider the Xtalk effect on the below red color net? No if and gate connected 2nd input tied to 1.

3. Simultaneous switching of the signal on victim net in the same direction will cause the---- violation? HOLD

4. Simultaneous switching of the signal on victim net in the same direction will cause the---- violation? HOLD

5. Simultaneous switching of the signal on victim net in the same direction will cause the---- violation? HOLD

**Cross Talk** : With the scaling of the horizontal dimensions of wires, the aspect ratio of the horizontal to vertical dimensions is reduced, resulting in increased ratios of coupling capacitance to substrate capacitances.

When the signals in the neighboring wires switch, the coupling capacitors cause transfer of charge between them. Depending on the relative rate of switching (rise and fall times of the signals) and the amount of mutual capacitance, there can be significant crosstalk noise.

Cross Talk Causes : Cross talk noise and Cross Talk delay.

Case 1 : Victim net switching in same direction

-Shorter switching times on clock path (Setup Violation)

- Shorter Switching times on data path (Hold Violation)

Case 2 : Victim net switching in opposite direction

- Longer switching times on clock path (Hold violation)

- Longer switching times on data path (Setup Violation)

Cross talk occurs because of cross-coupling capacitance between interconnects

It is measure of CC / Cs

CC - Lateral coupling capacitance between interconnects of the same layer

CS - Capacitance due to overlapping of interconnect between diff. layers

Solution - Keep problematic nets apart

Crosstalk Noise

* When the signals in the neighboring wires switch, the coupling capacitors cause transfer of charge between them. Depending on the relative rate of switching (rise and fall times of the signals) and the amount of mutual capacitance, there can be significant crosstalk noise.
* Crosstalk noise between neighboring signal wires can cause two major problems that affect the operational integrity of IC designs:

Crosstalk delay and Crosstalk glitch

Crosstalk Delay

* Crosstalk delay changes the signal propagation on some of the nets, reducing achievable clock speed

Crosstalk Glitch

* Crosstalk glitch causes voltage spikes on some nets, resulting in false logic states being captured in the registers.

**OCV**

**1. What is OCV and why it occurs?**

Characteristic variations of the cells/nets on the chip are called On Chip variations. It occurs due to

1. Process variations
2. Voltage variations due to IR drop
3. Temperature variations due to non uniform power dissipations due to non uniform frequency of operation

**2. What is the difference between the signal transition and signal drive strength?**

Signal transition is the time taken by the signal from 10% to 90% of final value.

The maximum current the drier can drive is called signal/cell drive strength.

**3. Why the resistivity of the top metal layers will be low compared to the lower metal layers eve though you use the same metal for all the layers?**

Theoretically, one would want to have all metal layers with low resistance. Practically, there are limitations - cost and technology - that lead to finite metal resistance .All metal layers can be made of copper, and copper has much lower resistance than aluminum (~1.7e-6 Ohm\*cm vs ~2.7e-6 Ohm\*cm). However copper technology is more expensive than aluminum technology, so there is a cost-performance trade-off.   
  
From technology viewpoint, you can make a metal layer very thick (to make sheet rho value lower), but then you can not make metal line very narrow (lateral coupling capacitance increases and results the cross talk) .So if you want to achieve very fine metal pitch (to provide high integration density - i.e. number of devices per unit area), the metal thickness can not be made very large. The solution is to use thinner (and thus more resistive) metal layers for low layers (i.e. M1, M2 ...) and for local routing, and thicker (less resistive) layers with larger width and spacing for long-range routing on the higher levels.

**4. How will you decrease the project cycle time If a similar design is given to you?**

1. Anticipating the similar problems and coming up with quick fix solutions
2. Scripting the methodology/patches
3. Making sure the SDC available is complete and correct in terms of exceptional paths, and timing values
4. Implementing the sanity checks (data inputs like verilog,lib,lef,IPs ,rule decks ,GDSII,CDB,tech files and cdl files extensively with respect to the design
5. Stick to the time schedule of inter dependency deliverables

**5. How Latch up is taken care in the ASIC flow?**

1. Guard rings
2. Body biasing (Nmos to ground, Pmos to VDD)

**6. What is Antenna effect and antenna ratio? How to eliminate this?**

Antenna ratio = Total area of the metal connected to the gate / Gate area

1. Metal jogging to top metal layer
2. Antenna diodes
3. Decrease the ratio in lef file and do routing
4. Insert the buffers

**7. What is the difference between the Antenna check at Encounter and calibre?**

Open nets are the antenna at encounter and Process antenna is the antenna violations at calibre.

**8. What is the difference between a process antenna violation and a geometry antenna violation?**

**Solution:**

In the documentation and user interface for FE you may find that the word 'antenna' is used to describe two different routing situations: process antennas and geometry antennas. This has caused some confusion and the following explanation will help to explain the difference.

Process antenna effect is a standard concept in physical design and the one most users refer to when seeing the word 'antenna'. Process antenna effect is when charge builds up on metal routing during planarization that can damage gates.

The FE command Verify Antenna refers to process antennas and will report input pins that exceed the allowed antenna ratio as defined in the LEF.

Users will also see the word 'antenna' used when referring to dangling nets that do not terminate at a pin or wire. This is a lesser known use of the word 'antenna' which the documentation and UI will refer to in the future as dangling nets. Verify Geometry will flag 'geometry antennas' by indicating a **violation** at the end of the dangling net.

9. V2lVS - Write the spice netlist of X .A(a) .B(b) .C()

MX $PINS A=a B=b

-n

Specifies unconnected pins to receive numbered connections, starting with 1000.By default, and unconnected pins are not specified in the SPICE netlist because LVS interprets missing pin connections as unconnected pins. This option causes V2LVS to generate explicit connections to unconnected nets. See page 484 for details.

MX $PINS A=a B=b C= 1000

**10. Which type of Antenna diode? How it works? What are the disadvantages compared to metal jogging? (**[**http://en.wikipedia.org/wiki/Antenna\_effect**](http://en.wikipedia.org/wiki/Antenna_effect)**)**

Once the chip is fabricated, this cannot happen, since every net has at least some source/drain implant connected to it. The source/drain implant forms a [diode](http://en.wikipedia.org/wiki/Diode), which breaks down at a lower voltage than the oxide (either forward diode conduction, or reverse breakdown), and does so non-destructively. This protects the gate oxide.

Taking a small metal jump to the higher level is the first step that should be tried, rather than adding antenna diodes which leads to reverse bias leakages (and especially on the switching nodes).

Disadvantages:

The extra capacitance of the antenna diode makes the circuit

* 1. Slower
  2. More power hungry.
* Change the order of the routing layers. If the gate(s) immediately connects to the highest metal layer, no antenna violation will normally occur. This solution is shown in Figure 3(a).
* Add vias near the gate(s), to connect the gate to the highest layer used. This adds more vias, but involves fewer changes to the rest of the net. This is shown in Figure 3(b).
* Add diode(s) to the net
* Dummy transistor insertion
* Antenna diodes at the input pins
* Comparison of Proposed Solutions



* Same buffer name has been used in the analog block as well as in the digital domain. How you solve the LVS issue?

Rename the buffer in the analog macro. Buffers used in the analog macro have the different width and lengths compared to digital domain buffers


* What are the DRC errors you encountered rather than spacing

1. Well spacing
2. Min width
3. Enclosure
4. Metal slotting due to wide width metal
5. Metal/AP/Poly density

* What is the tap less and tap cells. What is the advantage of tap less? What care should be taken for tap less cells?

Tap less cell does not have Substrate/bulk connections to connect to VDD/VSS. Tap less standard cell should connect to tap cells through filler cells to have the well continuity. We can control the substrate/body biasing to decrease the sub threshold current by increasing the threshold voltage.

**TIMING CLOSURE**



**1. What is the max clock frequency? Hold fix does not depend on the clock frequency .Can you fix the hold violations with no effect to the max clock frequency?**

Path 1: FF 1 to FF2 ,

Setup: 1+1+1 <= Tclk+(-2)

5ns <=TClk ,Clock Freq <= 200MHz

Hold:1+1>= 5+(-2)

2>=3 (violated)

Path 2: FF2 to FF1,

1+5+1 <= Tclk+2

5ns <=Tclk

Hold: 1+5 >= 5+2

6>=7 (Violated)

**2. How to calculate the max clock frequency given the clock skew and uncertainty?**

Tcq + T combo delay+ Tsu + uncertainty <= T clock+ skew

**3. Can I have the infinity load if I can maintain the required transition?**

No because drive max\_fanout would be finite value. Max\_cap and max\_fanout also should be considered.

**4. Why max\_cap and max\_fanout checks?**

Fanout\_load,capacitance max\_fanout

max\_trans max\_cap

Fanout load for input and max\_ fanout for output are unit less constraints

Capacitance for input and max \_cap for output are another set of constraints.

We cannot predict the behavior of the cell once you violate the DRVs. We can confirm by simulation for few nets but not for hundreds of nets.

**5. What is the recommended procedure for the designers to help close on hold time fixing?**

Here are some pointers for the designer that should help them close on hold time fixing:

1. Don't wait until after fixing setup to check for hold.

Even though we recommend fixing the hold time violations after fixing the setup

violations in post route stage, it still makes sense to run timing analysis after

CTS to see how bad the hold problems really are. It may require going back to

floorplanning and placement to fix them, so if there are a lot of hold time

violtions post CTS, do some analysis.

2. Check your Clock Skew

Reg2reg Hold time is caused by excessive clock skew between clock inputs to the registers.

Thus prior to running "optDesign -hold -postRoute", you should run "timedesign -hold

-postRoute" to check for hold time violations after the setup fixing. If there are

more then 50% of the paths that are violating, you should do some analysis of the

clock skew and clock uncertainty to see if there is a systematic problem. While it

is true that routing may fixed some of the smaller violations because of detouring

of the routes, it will not have a big impact on larger violations.

3. Placement considerations

If design has gated clock, then be sure to run placeDesign after reading cts spec and

set placeDesign to be clock gate aware:

setPlaceMode -clkGateAware 1

If the design has several blocks, try to not have small slivers of placable area where

registers can be placed between the block and make balancing the clock very

difficult. Use block halos and soft placement screens to force placement into the

biggest areas. The placement screens should be soft, so during optimization, the

area can be used for buffering.

5. SDC constraints should not have clock uncertainty too large for postRoute

The SDC may have a clock uncertainty for hold that includes an estimate of the clock

skew. After the design has had the clock synthesized and routed, the clock uncertainty should be reduced to remove skew estimates and fudging for routing delays, since both are now known in the post route design with extraction and delay calculation.

Also there some good pointers are:

1) Do timing analysis prior to each stage optimization. This will help

identify constraints related issues up ahead. Otherwise, the tool will

be inserting too many buffers or un-needed up-sizing etc. to fix

violations that may be false.

2) Post clock tree analysis and tweaks in terms of clock balancing or

clock tree ECO building will enable you to meet timing without too much

buffer addition, etc.

3) It's good to "ANALYZE" setup and hold post CTS so you can make quick

iterations.

**6. What methods do you follow to close the timing when the design is critical?**

Set up Time: Cloning, High drive strength driver, adding repeater to break the long net.

**7. How to do timing analysis when the data path coming from slow domain to fast domain?**

False can be used if synchronizer used between the domains else Multi cycle path, taking worst of all path delay to define in SDC file.

Analyze

1. Data from fast domain to slow domain
2. Data from slow domain to fast domain

**8. Is worth doing zero RC delay for the synthesized netlist for DSM designs?**

No because the Net delay > Cell Delay

**9. Will you go ahead if you have 10-20ps negative slack for the synthesized netlist?**

1. Depending on the uncertainty margin for setup slack
2. Clock frequency margin
3. Wire models, can not go ahead if you use accurate WLM instead of pessimistic WLM.

**10. What will you do if you have 500ps slack for synthesized netlist?**

1. Check the uncertainty margin
2. Check the clock frequency
3. Check the WLM whether they are accurate/pessimistic
4. RTL change
5. Re synthesize

**11. How will you solve if you have -1ns after place IPO? What might be the reason?**

According to the reason

1. Check the paths and confirm whether valid/false or multi cycle paths
2. Change the floor plan
3. Change the placement of standard cells ,whether they placed around the macro
4. Check can you provide the other flavor of standard cells
5. Logical change/RTL change (pipe line)

**12. What timing checks did you do?**

Setup

Hold

DRV - max\_cap,max\_\_tran,max\_fanout

Clock gating check

Clock Min pulse width

Max timing borrow check

Clock transition

**13. Will all the flops have same setup and hold value?**

No

**14. What is negative temperature inversion?**

Delay is directly proportional to temperature at lower voltage for the lower geometries

**15. How do we eliminate slack if it occurs during First optimization stage (trial routing)?**

1. Check the SDC consistency
2. IPO
3. Check placement and routing

**16. Which is more complicated when u have a 48 MHz and 500 MHz clock design?**

500MHZ because we will have tight skew margins compared 48MHZ.

**17. How does STA (Static Timing Analysis) in OCV (On Chip Variation) conditions done? How do you set OCV (On Chip Variation) in IC compiler? How is timing correlation done before and after place and route?**

[Process-Voltage-Temperature (PVT) Variations and Static Timing Analysis (STA)t](http://asic-soc.blogspot.com/2008/03/process-variations-and-static-timing.html)

**18. What are the 3 fundamental operating conditions that determine the delay characteristics of gate? How operating conditions affect gate delay?**

* Process
* Voltage
* Temperature

**19. In a system with insufficient hold time, will slowing down the clock frequency help?**

* No.
* Making data path slower can help hold time but it may result in setup violation.

**20. In a system with insufficient setup time, will slowing down the clock frequency help?**

* Yes.
* Making data path faster can also help setup time but it may result in hold violation

**21. A very good interview question... What is difference between setup and hold time. The interviewer was looking for one specific reason, and its really a good answer too. The hint is hold time doesn't depend on clock, why is it so...?**  
Setup violations are related to two edges of clock, i mean you can vary the clock frequency to correct setup violation. But for hold time, you are only concerned with one edge and does not basically depend on clock frequency.

CELL DELAY : It is also the gate delay.

Cell delay = f (input Transition time , Cnet + Cpin)

Methods:

a.Non –linear delay model

1. Linear delay models

10. Net Delay : Also called interconnect delay

Net Delay = f ( Rnet , Cnet + Cpin)

**Static Timing Analysis :** It is the method of computing the expected timing of a digital circuit without actual simulation

**22. Why Static Timing Analysis** : Gate-level simulations are time consuming and resource-intensive

GLS exhaustiveness is limited to the test cases

**23. Four Valid Timing Paths are:**

1. Reg to Reg

2. Input to Register

3. Register to output

4. Input to output.

**24. Setup Time:** The amount of time for which data has to be stable before the active edge of the clock.

* Tclk period >= Tclk🡪q(max) + Tcombo(max) + Tsetup of ff2
* Setup 🡪 Arrival Time(AT) < Required Time(RT)

A.T 🡪 Tclk🡪q + Tcombo +Tsetup + Tskew

R.T 🡪 Tclk

* If not setup is violating

REMEDY:

1. Fasten the data path

2. Delay the clock path

**25. Hold Time** : The amount of time the data has to be stable after the active edge of the clock.

* Tclk🡪q(min) + Tcombo(min) >= Thold + Tskew
* HOLD : Arrival Time > Required Time

A.T 🡪 Tclk🡪q + Tcombo

R.T 🡪 Thold + Tskew

REMEDY : Slow down the data path

**25. Problem statement:**

**In the report generated by timeDesign, the overall total negative slack (TNS) and number of violating paths of a design does not equal to the total of the TNS and violating paths of the individual path groups.**

**How can this be possible?**

**Solution:**

It is possible for the overall total negative slack (TNS) and number of **violating** paths of a design to not be equal to the total of the TNS and **violating** paths of the individual path groups.

This is because the TNS and number of **violating** paths are based on end-point of the path and is not path based.

For example, consider a simple design comprising of 2 flip-flops and some combinational logic. For this design, assume the following:

-There is a constrained path from the first flip-flop to the data pin of the second flip-flop (reg2reg path group) which **violates** the setup constraint by .03ns.

-There is a constrained path from the input port of this design to the data pin of the second flip-flop (in2reg path group) which **violates** the setup constraint by .25ns

Shown below is the report generated by timeDesign for this design:

------------------------------------------------------------

timeDesign Summary

------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+--------

-+

| Setup mode | all | reg2reg | in2reg | reg2out | in2out | clkgate

|

+--------------------+---------+---------+---------+---------+---------+--------

-+

| WNS (ns):| -0.250 | -0.030 | -0.250 | N/A | N/A | N/A

|

| TNS (ns):| -0.250 | -0.030 | -0.250 | N/A | N/A | N/A

|

| **Violating** Paths:| 1 | 1 | 1 | N/A | N/A | N/A

|

| All Paths:| 2 | 1 | 2 | N/A | N/A | N/A

|

+--------------------+---------+---------+---------+---------+---------+--------

-+

As can be seen in the above report, the overall TNS (-.25ns) does not equal the total TNS of the individual path groups (.25 + .03) = -.28ns

Also the total number of **violating** paths in the overall report (1 **violating** path), does not equal the sum of **violating** paths in each individual path group (1 + 1) = 2 **violating** paths.

This is because timeDesign is end-point based. In the contrived example, both **violations** were on the data pin of the second flip-flop.

The overall number reported by timeDesign reports the worst **violation** at each end point, and hence reports only one **violation** of -.25ns, while the individual path group sections report the worst violators in each path group.

The same holds true when reporting number of **violating** paths. Since both **violations** were at the data pin of the second flip-flop, the overall report being end-point based Just counts this as one **violating** path.

**26. What is the setup and hold time of latch?**

That will defined at the end of active edge

**27. Can setup and hold be there for a same path? How fix the hold time violation if no setup margin exists and vice versa?**

It can be between the same end points but not for the same path.

Setup: Upsize the driver cell before the divergence point.

Hold: Add the delay cell at the path end point.

Try logic optimization when no margins exist.

Split the logic by inserting the Flop and do the pie lining.

**28. What is the correlation factor for the PT and encounter?**

Generally greater than 1

SPEF correlation  (QRC vs native detailed extraction) using ostrich and perl script ( spefCapCmp.pl) in both worst and best case for DSHR block.  
Capacitance scaling factors are here. **WC              BC   
Ostrich:        1.021         1.1058  
Perl script:    1.0163        1.0973**  
I got resistance scaling factors as 1.0435 for WC and 1.0019 for BC by using Ostrich

**29. In how many corners did you close the timing? How did you decide upon the corners and de rating factors? What is MMMC?**

Depends on the fab guide lines because many DSM effects like Temperature inversion comes into the picture.

Crimson:

# Set up MMMC analysis views

# Create RC Corners

create\_rc\_corner -name RCMAX\_timi\_woSI -cap\_table /projects/crimson/library/captbl/cmos090\_7M2T\_M2V\_Worst.captbl -detailed\_cap\_factor 1.03 -default\_cap\_factor 1.0 -res\_factor 1.0 -xcap\_factor 1.0

create\_rc\_corner -name RCMIN\_timi\_woSI -cap\_table /projects/crimson/library/captbl/cmos090\_7M2T\_M2V\_Best.captbl -detailed\_cap\_factor 1.03 -default\_cap\_factor 1.0 -res\_factor 1.0 -xcap\_factor 1.0

# Create RC/Lib corners

create\_delay\_corner -name RCMAX\_timi\_woSI\_max -library\_set default\_libs\_max -rc\_corner RCMAX\_timi\_woSI

create\_delay\_corner -name RCMAX\_timi\_woSI\_min -library\_set default\_libs\_min -rc\_corner RCMAX\_timi\_woSI

create\_delay\_corner -name RCMIN\_timi\_woSI\_max -library\_set default\_libs\_max -rc\_corner RCMIN\_timi\_woSI

create\_delay\_corner -name RCMIN\_timi\_woSI\_min -library\_set default\_libs\_min -rc\_corner RCMIN\_timi\_woSI

# Set up 10% OCV and clock reconvergence pessimism removal

set\_timing\_derate -delay\_corner RCMAX\_timi\_woSI\_max -early 1.0 -late 1.0

set\_timing\_derate -delay\_corner RCMAX\_timi\_woSI\_min -early 1.0 -late 1.0

set\_timing\_derate -delay\_corner RCMIN\_timi\_woSI\_max -early 1.0 -late 1.0

set\_timing\_derate -delay\_corner RCMIN\_timi\_woSI\_min -early 1.0 -late 1.1

setAnalysisMode -cppr true

# Create operating modes

create\_constraint\_mode -name mission\_timi\_woSI -sdc\_files {/ic-backend/crimson/rundir/rajasekhar/R2\_0323/pnr/input/DataSelectHalfRight/DataSelectHalfRight\_0403.constr.pt}

create\_constraint\_mode -name scan\_timi\_woSI -sdc\_files {/projects/crimson/rundir/rajasekhar/R2\_0323/pnr/input/DataSelectHalfRight/DataSelectHalfRight\_scan\_0406.constr.pt}

# Establish MMMC analysis views

create\_analysis\_view -name mission\_RCMAX\_timi\_woSI\_max -delay\_corner RCMAX\_timi\_woSI\_max -constraint\_mode mission\_timi\_woSI

create\_analysis\_view -name mission\_RCMAX\_timi\_woSI\_min -delay\_corner RCMAX\_timi\_woSI\_min -constraint\_mode mission\_timi\_woSI

create\_analysis\_view -name mission\_RCMIN\_timi\_woSI\_max -delay\_corner RCMIN\_timi\_woSI\_max -constraint\_mode mission\_timi\_woSI

create\_analysis\_view -name mission\_RCMIN\_timi\_woSI\_min -delay\_corner RCMIN\_timi\_woSI\_min -constraint\_mode mission\_timi\_woSI

create\_analysis\_view -name scan\_RCMAX\_timi\_woSI\_max -delay\_corner RCMAX\_timi\_woSI\_max -constraint\_mode scan\_timi\_woSI

create\_analysis\_view -name scan\_RCMAX\_timi\_woSI\_min -delay\_corner RCMAX\_timi\_woSI\_min -constraint\_mode scan\_timi\_woSI

create\_analysis\_view -name scan\_RCMIN\_timi\_woSI\_max -delay\_corner RCMIN\_timi\_woSI\_max -constraint\_mode scan\_timi\_woSI

create\_analysis\_view -name scan\_RCMIN\_timi\_woSI\_min -delay\_corner RCMIN\_timi\_woSI\_min -constraint\_mode scan\_timi\_woSI

# Set analysis views

set missionList\_timi\_woSI [list \

mission\_RCMAX\_timi\_woSI\_max \

mission\_RCMAX\_timi\_woSI\_min \

mission\_RCMIN\_timi\_woSI\_max \

mission\_RCMIN\_timi\_woSI\_min \

]

set scanList\_timi\_woSI [list \

scan\_RCMAX\_timi\_woSI\_max \

scan\_RCMAX\_timi\_woSI\_min \

scan\_RCMIN\_timi\_woSI\_max \

scan\_RCMIN\_timi\_woSI\_min \

]

set\_analysis\_view -setup $missionList\_timi\_woSI -hold [ concat $missionList\_timi\_woSI $scanList\_timi\_woSI ]

**30. Timing challenges faced**

Fixing the setup and hold violations.

For setup: Back tracing the path and decreasing the delay by

Upsize the drive

Insert Buffer

Useful skew by considering the net stage hold margin

Pipe lining

For Hold: Adding the delay buffers at the end point.

1. Input max transition - 25% clock period for data,10% for clock paths

Depends previous project experience we can say  typically for faster clocks at 55 nm clock transition is 250 ps and data transition is 500 ps for slower clocks data transition limit is 800 ps to 1 ns  and for clocks is around 500 ps all these numbers are in 55nm chip

For higher technologies like 130nm these values can be higher.

For 180nm cobra we used 1.8ns =1800ps on signal pins, 400ps for clock pins T = 4ns.

I think even from library we can decide our max trans and max trans value

1. Clock uncertainty for

Setup: 10-15% clock period

Hold: 5 – 7 % clock period

**31. Which stages will you check the timing .How much margin will you give at each stage?**

Synthesized netlist

Post Floor plan

Post placement

Post CTS

Post Route

32. How you deal when no chance to change the I/O delays?

33. How timing will be done if the latch sand witched between the flops.

**34. How fix the setup time violations for below circuit?**

* + 1. Decrease the clock frequency
    2. Skew the capture clock –useful skew. Skew value will be defined based on the hold margin available in next stage

This type of scenarios mainly occurs with the macro/memories write cycle mode. These will be solved on the (TEFS) Total endpoints failing slack.

This approach isolates the macro\_3 path group for optimization and determines whether the TEFS can be reduced. The optimizer will stop when the worst path cannot be improved so the critical paths 2 to 51 of this path group have not yet been optimized. After optimization, if the TEFS are significantly reduced, then possibly there is only a minor issue with that path group.

However, if the slack is not significantly reduced, isolating the clock network to the RAM and using useful skew is probably the only strategy that will work. Alternatively, you could re-place the design with regions or net weights bt this can be a major setback for large blocks where the placement and optimization times are long.

To determine if this is a possibility, you need to know the slack margin of the RAM. In other words, you need to determine the worst case timing to and from the RAM. If all the critical timing is to the RAM and there is enough margin on the paths from the RAM, then slowing down the clock to the RAM will help. If all the critical timing is from the RAM and there is enough margin on the paths to the RAM, then the clock to the RAM must be sped up or the clock to the critical registers being driven by the RAM must be slowed down. This is a much more difficult process and might require rebuilding clock trees instead of simply running clock tree optimization.

**35 How hold analysis done for the multi cycle paths?**

By default it checks one cycle before the setup cycle check but we need guide the tool to check for the restrictive edge. For more information refer STA for Nanometer Designs.

**36. How the R ,C of the net modeled for the delay calculation?**

Equal segments of the net will have the R, C values. Distributed capacitance and resistance of the net used for the delay calculations. Arnold delay model is accurate than Elmore.

**37. How capacitance modeled for the nets on different layers?**

Nets on different layers will have below components

1. Overlap (bottom and top) capacitance
2. Fringe capacitance
3. Lateral capacitance

**38. How to fix the hold violations at post silicon stage** 1) Decrease the voltage (results in slow slew which may fix the hold violations) .This type of products undergo binning which work with low frequencies and low voltages.

### 39. Synchronous vs. Asynchronous Reset

#### Synchronous Reset

1. 1. Is easy to synthesize.
2. 2. Requires a free-running clock for reset to occur.
3. 3. For VHDL, the synchronous reset does not have to be in the process sensitivity list.
   1. a. VHDL- Flip Flop with synchronous Reset

process (clock)

begin

if (clock’event and clock = ‘1’) then

if (reset\_n = ‘0’) then

data\_out <= ‘0’;

else

data\_out <= data\_in;

end if;

end if;

end process;

1. b. Verilog- Flip Flop with synchronous Reset

always @ (posedge clock)

begin

if (reset)

data\_out <= 1’b0;

else

data\_out <= data\_in;

end

#### Asynchronous Reset

1. 1. Does not require a free-running clock for a reset to occur
2. 2. An asynchronous reset is harder to implement because it is a special signal like a clock. Usually, a tree of buffers is inserted at place and route.
3. 3. Must be synchronously de-asserted in order to ensure that all flops exit the reset condition on the same clock. Otherwise, state machines can reset into invalid states.
4. 4. For both VHDL and Verilog, the asynchronous signal must be in the process and always sensitivity list.
   1. a. VHDL- Flip Flop with asynchronous Reset

process (clock, reset\_n)

begin

if (reset\_n = ‘0’) then

data\_out <= ‘0’;

elsif (clock’event and clock = ‘1’) then

data\_out <= data\_in;

end if;

end process;

1. b. Verilog- Flip Flop with asynchronous Reset

always @ (posedge clock or negedge reset\_n)

begin

if (!reset)

data\_out <= 1’b0;

else

data\_out <= data\_in;

end

**40. Whether setup time of the flop depends on the output load?**

No, it depends on the data transition (intrinsic rise or intrinsic fall). It is modeled for a rising edge triggered Flip flop as below.

timing () {

timing\_type : setup\_rising ;

intrinsic\_rise : 1.5 ;

intrinsic\_fall : 1.5 ;

related\_pin : "Clock" ;

}

**General Questions**

* What is the difference between the level shifter and Isolation cells?
* Difference between footer switch and header switch?
* Design timing closed but not the transition violations. Can you tape out the design? Any relation to

the power consumption (static/Dynamic)?

Sub threshold current, Crowbar/short circuit will be there for long time because of long transition

Violation.

* What types of SI violations? How this will be the worst case?

Melinda told -- It turns out that the memory will be able to tolerate up to 2.2x the coupling noise

caused by such routes, worst case being the slow NMOS fast PMOS process at -40C.  The margin

increases slightly at higher temperature.

* What is meant by virtual aggressor

The set of small aggressor are combined and taken as a single aggressor for analysis.

* Did you see the setup and hold in the same path
* Setup and hold fix for the different scenarios
* Best slew and worst slew propagation
* Early and late paths
* How to do OCV with Single library
* Different delay models (NLDM,CCS,ECSM)
* HFN SI gets effected by aggressor .How you resolve?
* Why the routing should be HVH/VHV? Why not HHH/VVV (power jitter)?
* Aspect ratio = 10:1 .What issues you see? What will be the metal (M1-M7)utilization if cell density is 65%?
* How the cell modeled while power analysis (current source,R,C)?
* EM Self heating?
* How you verified the SI in crimson?
* How to close the timing for clock domain crossing paths E.g: launch 5GHZ and Capture 800MHZ.Find the effective clock frequency (5/6GHZ).
* Whether Spare cells or Decap cells are added first in the design?

Spare cells will be added first. Two ways to add

1. Adding in the netlist

2. Sprinkling uniformly in the design

We need to connect the input of spare cells to VDD/GND.

* DRM will be taken as a reference to maintain the consistency among Technology LEF, DRC rule

deck and DRM.

* How core ring length matters while deciding the core ring width?
* What is the difference for the following? B is pulse width of 20ps ,50% duty cycle

Initial

#10 b=a;

Initial

b=#10 a

* What is the difference for the following

Assign y=c==0?(a==1?1:0):b

Always @(c) {

if ( c ==0) { y=a}

else y=b;

}

* What will the values of the variables? Initial values a=0,b=1,c=0,d=1

Always @ (posedge clk) {

b =0

c >=a

b=c

a>=b

b=d

* What is fork and join?
* How to write the RTL for the Decoder and how will be the synthesized Netlist?
* What are the issues will be there with the complex projects and latest nodes?
* What are the timing arcs defined for the FF?

1) C to Q

2) C to D

3) RST to C

* What is the difference for the synchronous and asynchronous RST with respect to the timing arcs?
* How the nano meter masks are prepared with the wavelength of light?

1)Differential Phase shift mask preparation

* What is the difference between the logical and physically mutually exclusive clocks

|  |
| --- |
| **set\_clock\_groups** |

|  |  |
| --- | --- |
|  | -physically\_exclusive  | -logically\_exclusive  | -asynchronous  [-allow\_paths]  [-name *name*]  -group *clock\_list* |

**ARGUMENTS**

|  |  |
| --- | --- |
|  | -physically\_exclusive |

|  |  |
| --- | --- |
|  | Specifies that the clock groups are physically exclusive with each other. Physically exclusive clocks cannot co-exist in the design physically. An example of this is multiple clocks that are defined on the same source pin. The **-physically\_exclusive**, **-logically\_exclusive** and **-asynchronous** options are mutually exclusive; you must choose only one. |

|  |  |
| --- | --- |
|  | -logically\_exclusive |

|  |  |
| --- | --- |
|  | The two types of exclusive clocks are physically exclusive ones and logically exclusive ones. An example of logically-exclusive clocks is multiple clocks, which are selected by a MUX but may have coupling with each other in the design. However, it is not recommended that you set these MUXed clocks to be exclusive if some physical paths exist among them somewhere in the design. The **-physically\_exclusive**, **-logically\_exclusive** and **-asynchronous** options are mutually exclusive; you must choose only one. |

|  |  |
| --- | --- |
|  | -asynchronous |

|  |  |
| --- | --- |
|  | Specifies that the clock groups are asynchronous to each other. Two clocks are asynchronous with respect to each other if they have no phase relationship at all. Signal integrity analysis uses an infinite arrival window on the aggressor unless all the arrival windows on the victim net and the aggressor net are defined by synchronous clocks. The **-physically\_exclusive**, **-logically\_exclusive** and **-asynchronous** options are mutually exclusive; you must choose only one. |

Questions asked at Qualcomm (Krishnan)

1. Crimson - How many source clocks and how many generated clocks? Between which clock domains, you put false paths? And how did you take care of clock domain crossings for paths which were not false paths? What was the highest clock frequency? In which clock domain was most of the flops of the design working? How was the clock balancing done? From where the clock tree was started? Which clock domain gave you most of the timing violations?

2. Crosstalk analysis - After back-annotating incremental SDF from Celtic, you found setup and hold violations. Now, how did u find out which are the aggressor nets and which are the victim nets? After finding the timing violations, what was your input to the P&R Engineer? How the violations were solved using P&R?

3. Constraints - write a complete SDC file and explain the need for each constraint.

4. Wire-load models: Assume that there are no wire-load models or no PLE. How will you do synthesis?

5. I/O constraints: How do u generally do I/O constraints? If you are the designer, how will you calculate the I/O constraints? If I will give you a DDR specification, can you derive all the I/O constraints yourself?

6. Explain about multi-cycle paths? How can you put multi-cycle path if there is a fast to slow clock domain crossing? What is the need for the "-start" and "-end" switches in set\_multicycle\_path command? How to use these switches and for which scenarios?

7. How to insert clock gating logic sin a design using the synthesis tool?

8. What all steps you do when you encounter a setup or hold violation during synthesis?

9. What all steps you do when you encounter timing violations during STA?

10. What all violations are reported by STA?

11. Explain about min\_pulse\_width checks? How do you set the min\_pulse\_width requirements for a design?

12. Have you used Power Compiler?

13. What all options you have used with the "compile" command of synthesis?

14. What steps you take to perform optimization during synthesis - with respect to area and speed?

15. If you clean timing during pre-layout STA and see lot of violations post-CTS, how will you approach the problem?

16. Take any one project and explain the issues faced in Synthesis, STA and logical equiv. checking.

17. Have you used Conformal for logical equiv checking?

Rajasekhar :

* How inverter is modeled in terms of RC?

When input =0; Pmos R and load capacitor

When Input = 1; Nmos R and load capacitor

* How the capacitor formed with MOS. How decoupling capacitor works for overshoot and undershoot. Gate will be connected to VDD and Drain & Source shorted. Decap gets charged in steady state and gives charge at the over shoot time. Scenario, when huge sink is far from power source.
* How we know all the flops are scan flops or not?

Scripts with DB commands helps to know, scan flops will be test cells.

* How can we optimize the modules for different operating conditions?
* What is the purpose of static IR drop?
* Why cell characteristics are not predictable if you not follow the DRV?
* How you avoid the noise problem?

1. Shielding
2. Spacing
3. Re ordering
4. Metal layer change
5. Buffer insertion
6. Decrease the distance between the source and sink. So, the interconnect will not be effected by the aggressor.