




tassic.yml -> input file



cpu_ss.yml





tassic.yml



cpu_ss.yml

cpu_ss.yml



soc_ctrl.rdl

irq_ctrl.rdl

timer.rdl