

## Inputs



sim config yml file



design config yml file



pdk config yml file



sgdc file



## ts\_hw\_scripts



ts\_lint\_rtl\_run.py



design\_cfg.tcl



rtl\_runfile.tcl



src\_rtl.tcl



## outputs



reports



results



logs