


### Purpose

In this experiment, we will formally introduce one of the core building blocks of digital circuits: the humble counter. By exploiting the versatility of the counter, a high frequency input clock will be slowed down by several orders of magnitude and then used to drive a bidirectional counter. Additionally, a counter will be used to solve one of the core problems involved with getting manual user input in digital circuits.

### Clock\_Div

Clock Div, operates as a clock divider, it takes a 125MHz Clock as an input and converts it to a pulse the width of one clock cycle at a rate of 2Hz. To do this, a counter was implemented. The counter counted up to  $\frac{1}{4}$  of 125 million (31249999). When the counter is reached the output will turn to 1 until the next rising edge.

### RTL Schematic:




Code (on Github):

```
22  library IEEE;
23  use IEEE.STD_LOGIC_1164.ALL;
24
25  -- Uncomment the following library declaration if using
26  -- arithmetic functions with Signed or Unsigned values
27  use IEEE.NUMERIC_STD.ALL;
28
29  -- Uncomment the following library declaration if instantiating
30  -- any Xilinx leaf cells in this code.
31  --library UNISIM;
32  --use UNISIM.VComponents.all;
33
34  entity clock_div is
35  port (
36      clk : in std_logic;
37      div : out std_logic);
38      --clk_div : out std_logic);
39  end clock_div;
40
41  architecture behavior of clock_div is
42
43      signal count : std_logic_vector(26 downto 0) := (others => '0');
44
45      begin
46
47          process (clk)
48          begin
49
50              if rising_edge(clk) then
51                  -- counting one full period
52                  if unsigned(count) < 31249999 then
53                      count <= std_logic_vector(unsigned(count) + 1);
54                  else
55                      count <= (others => '0');
56                  end if;
57                  -- on for ith cycle
58                  if (unsigned(count) = 0) then
59                      div <= '1';
60                  else
61                      div <= '0';
62                  end if;
63              end if;
64          end process;
65
66      end behavior;
67
```


Test bench code:

```
34  entity clock_div_tb is
35  -- Port ( );
36  end clock_div_tb;
37
38  architecture Behavioral of clock_div_tb is
39
40      signal tb_clk : std_logic := '0';
41      signal output : std_logic;
42
43      component clock_div is
44          port(
45              clk : in std_logic;
46              div : out std_logic);
47      end component;
48
49  begin
50
51  -----
52  -- procs
53  -----
54
55      -- simulate a 125 Mhz clock
56      clk_gen_proc: process
57      begin
58
59          wait for 4 ns;
60          tb_clk <= '1';
61
62          wait for 4 ns;
63          tb_clk <= '0';
64
65      end process clk_gen_proc;
66
67  -----
68  -- port mapping
69  -----
70      dut : clock_div
71      port map (
72          clk => tb_clk,
73          div => output
74      );
75
76  end Behavioral;
77
```

## Test Bench Simulation Waves:




## Synthesis Schematic:



## Post Synthesis Utilization Table

Utilization		Post-Synthesis   Post-Implementation		
		Graph   <b>Table</b>		
Resource	Estimation	Available	Utilization %	
LUT	11	41000	0.03	
FF	26	82000	0.03	
IO	2	300	0.67	
BUFG	1	32	3.13	

## On-Chip Power Graph



## XDC File Changes

Led0 was enabled by uncommenting it, along with the clock.

## Questions

1. In order to divide the clock, the counter must count up to 31,249,999.
2. 25 bits are needed to count up to 31,249,999.


## Reflection

During the design of this component I learned how to divide a clock, and change the duty cycle of the clock. Previously we had a 50% duty cycle in the previous lab, and this one had to be switched to be on for on pulse.

## Bouncy Buttons

The purpose of this component is to debounce buttons. Mechanical buttons alter in value between 0 and 1 when pressed, so the purpose of this program is to delay the output of the button until it is sure that the button is 1 or 0 and not bouncing in between. To do this, a shift register is used

## RTL Schematic:




## Code:

```

22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use IEEE.NUMERIC_STD.ALL;
25
26 -- Uncomment the following library declaration if instantiating
27 -- any Xilinx leaf cells in this code.
28 --library UNISIM;
29 --use UNISIM.VComponents.all;
30
31 entity debounce is
32 port(
33     clk: in STD_LOGIC;
34     btn: in STD_LOGIC;
35     dbnc: out STD_LOGIC := '0');
36 end debounce;
37
38 architecture Behavioral of debounce is
39
40     signal previous : std_logic := '0'; -- previous value
41     signal count : std_logic_vector(21 downto 0) := (others => '0');
42     signal dbnc_out : std_logic := '0';
43
44     begin
45
46     dbnc <= dbnc_out;
47
48     process (clk) begin
49         if rising_edge(clk) then
50             if btn='1' then
51                 if unsigned(count) < 2500000 then
52                     count <= std_logic_vector(unsigned(count) + 1);
53                 else
54                     dbnc_out <= '1';
55                 end if;
56             else
57                 previous <= btn;
58                 count <= (others => '0');
59                 dbnc_out <= '0';
60             end if;
61         end if;
62     end process;
63
64
65
66 end Behavioral;

```


Synthesis Schematic:



Post Synthesis Utilization Table:

Utilization		Post-Synthesis   Post-Implementation		
		Graph   Table		
Resource	Estimation	Available	Utilization %	
LUT	11	41000	0.03	
FF	23	82000	0.03	
IO	3	300	1.00	
BUFG	1	32	3.13	

On-Chip Power Graphs



XDC Changes:

All buttons were uncommented.

Questions:

- 1. When the Zybo button is pressed it is the value of 1.


2. Optional
3. The button will need to be steady for 5 million ticks in order to be steady for 20ms based on a 125MHz clock.
4. The length of the counter was 23 bits, in order to count to 5 million.

### Fancy Counter

The task for this component was to create a bidirectional counter with a few extra signals. The following logic was implemented.

- Unless en is 1, nothing will change in the circuit.
- Even if en is 1, if clk en is 0 nothing can change the circuit except rst
- On the clock rising edge, when rst is asserted the cnt value will become 0.
- It can count either up or down depending on the value of a “direction” register, which is updated at the clock rising edge with the value present at dir when updn is 1.
- On the clock rising edge, if ld is 1, the value present at val will be loaded into the “value” register.
- If counting up, it will count until the number in a 4-bit “value” register has been reached, at which point it will roll over to 0000. If counting down, it will go from 0000 to value when it underflows.

RTL Schematic:





Code:


```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 entity fancy_counter is
35     port (
36         clk, clk_en : in std_logic;
37         dir, en, ld, rst : in std_logic;
38         updn : in std_logic;
39         val : in std_logic_vector (3 downto 0);
40         cnt : out std_logic_vector (3 downto 0)
41     );
42 end fancy_counter;
43
44
45 architecture Behavioral of fancy_counter is
46
47     signal count : std_logic_vector (3 downto 0) := (others => '0');
48     signal value : std_logic_vector (3 downto 0) := "1111";
49     signal direction : std_logic := '1';
50
51 begin
```

```

51 : begin
52 :
53 :     cnt <= count;
54 :
55 :     process(clk)
56 :     begin
57 :         if rising_edge(clk) then
58 :             if en = '1' then
59 :                 if clk_en = '1' then
60 :                     if updn = '1' then
61 :                         direction <= dir;
62 :                     end if;
63 :                     if direction = '1' then
64 :                         if count = value then
65 :                             count <= (others => '0');
66 :                         else
67 :                             count <= std_logic_vector(unsigned(count) + 1);
68 :                         end if;
69 :                     else
70 :                         if unsigned(count) = 0 then
71 :                             count <= value;
72 :                         else
73 :                             count <= std_logic_vector(unsigned(count) - 1);
74 :                         end if;
75 :                     end if;
76 :                     if ld = '1' then
77 :                         value <= val;
78 :                     end if;
79 :                 end if;
80 :                 if rst = '1' then
81 :                     count <= (others => '0');
82 :                 end if;
83 :             end if;
84 :         end if;
85 :     end process;
86 :
87 :
88 : end Behavioral;
89 :

```


Synthesis Schematic:



Post Synthesis Utilization Table:

Utilization		Post-Synthesis   Post-Implementation		
		Graph   Table		
Resource	Estimation	Available	Utilization %	
LUT	10	41000	0.02	
FF	9	82000	0.01	
IO	15	300	5.00	
BUFG	1	32	3.13	


On-Chip Power Graphs



## Counter\_Top

In this lab, we will put together the previous modules of clock\_div, fancy\_counter and debounce into one circuit. All of the button inputs will be debounced which will then go into various inputs of the counter. The 125MHz clock will be divided into a 2Hz clock using clock\_div, which will then be used for the clock of the counter.

RTL Schematic:



Code:


```
--
34 entity counter_top is
35   port(
36     clk : in std_logic;           -- 125 Mhz clock
37
38     btn0 : in std_logic;          -- btn, '1' = down
39     btn1 : in std_logic;          -- btn, '1' = down
40     btn2 : in std_logic;          -- btn, '1' = down
41     btn3 : in std_logic;          -- btn, '1' = down
42
43     sw0 : in std_logic;           -- sw, '1' = up
44     sw1 : in std_logic;           -- sw, '1' = up
45     sw2 : in std_logic;           -- sw, '1' = up
46     sw3 : in std_logic;           -- sw, '1' = up
47
48     led0 : out std_logic;         -- led, '1' = on
49     led1 : out std_logic;         -- led, '1' = on
50     led2 : out std_logic;         -- led, '1' = on
51     led3 : out std_logic;         -- led, '1' = on
52   );
53 end counter_top;
54
55 architecture Behavioral of counter_top is
56
57   component clock_div is
58     port(
59       clock : in std_logic;
60       clk_div : out std_logic);
61   end component;
62
63   component fancy_counter is
64     port (
65       clk, clk_en : in std_logic;
66       dir, en, ld, rst : in std_logic;
67       updn : in std_logic;
68       val : in std_logic_vector (3 downto 0);
69       cnt : out std_logic_vector (3 downto 0));
70   end component;
71
72   component debounce is
73     port(
74       clk: in std_logic;
75       btn: in std_logic;
76       dbnc: out std_logic);
77   end component;
78
79   signal div_to_en : std_logic;
80   signal dbtn0_to_rst, dbtn1_to_en, dbtn2_to_updn, dbtn3_to_ld : std_logic;
81   signal value, count : std_logic_vector( 3 downto 0) := (others => '0');
82
```

```

83 begin
84     -- set the value input of the fancy_counter
85     value <= sw3 & sw2 & sw1 & sw0;
86     led0 <= count(0);
87     led1 <= count(1);
88     led2 <= count(2);
89     led3 <= count(3);
90
91     G0 : clock_div
92     port map (
93         clock => clk,
94         clk_div => div_to_en
95     );
96
97
98     G1 : fancy_counter
99     port map (
100         clk => clk,
101         clk_en => div_to_en,
102         dir => sw0,
103         en => dbtn1_to_en,
104         ld => dbtn3_to_ld,
105         rst => dbtn0_to_rst,
106         updn => dbtn2_to_updn,
107         val => value,
108         cnt => count
109     );
110
111     G2 : debounce
112     port map (
113         clk => clk,
114         btn => btn0,
115         dbnc => dbtn0_to_rst
116     );
117
118     G3 : debounce
119     port map (
120         clk => clk,
121         btn => btn1,
122         dbnc => dbtn1_to_en
123     );
124
125     G4 : debounce
126     port map (
127         clk => clk,
128         btn => btn2,
129         dbnc => dbtn2_to_updn
130     );
131
132     G5 : debounce
133     port map (
134         clk => clk,
135         btn => btn3,
136         dbnc => dbtn3_to_ld
137     );
138
139 end Behavioral;

```


### Synthesis Schematic:



### Post Synthesis Utilization Table:

Utilization		Post-Synthesis   Post-Implementation	
		<a href="#">Graph</a>   <a href="#">Table</a>	
Resource	Estimation	Available	Utilization %
LUT	56	41000	0.14
FF	127	82000	0.15
IO	13	300	4.33
BUFG	1	32	3.13

## On-Chip Power Graphs



### XDC Changes (Github file)

The clock, switches, buttons, were all uncommented. This version is attached in the github folder.