ECE493: Embedded Systems I Lab Report 1 Timothy Petersen - trp87 2/27/2020

Purpose

In this experiment, we will formally introduce one of the core building blocks of digital circuits: the humble counter. By exploiting the versatility of the counter, a high frequency input clock will be slowed down by several orders of magnitude and then used to drive a bidirectional counter. Additionally, a counter will be used to solve one of the core problems involved with getting manual user input in digital circuits.

Clock_Div

Clock Div, operates as a clock divider, it takes a 125MHz Clock as an input and converts it to a pulse the width of one clock cycle at a rate of 2Hz. To do this, a counter was implemented. The counter counted up to $\frac{1}{4}$ of 125 million (31249999). When the counter is reached the output will turn to 1 until the next rising edge.

RTL Schematic:

clock count1_i 10[25:0] count_reg[25:0] V=X*1DCD64F* I1[25:0] RST plusOp i RTL_LT 10[25:0] RTL ADD RTL_REG_SYNC RST S=1'b1 I0 clk_div S=default I1 D SET RTL_MUX

4


Code (on Github):

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity clock_div is
port (
    clk : in std_logic;
    div : out std_logic);
end clock_div;
architecture behavior of clock_div is
signal count : std_logic_vector(26 downto 0) := (others => '0');
begin
    process (clk)
   begin
        if rising_edge(clk) then
            if unsigned(count) < 31249999 then
                count <= std_logic_vector(unsigned(count) + 1);</pre>
            else
                count <= (others => '0');
            end if;
            if (unsigned(count) = 0) then
                div <= '1';
            else
                div <= '0';
            end if;
        end if;
    end process;
end behavior;
```


Test bench code:

```
entity clock_div_tb is
36 end clock_div_tb;
38 architecture Behavioral of clock_div_tb is
       signal tb_clk : std_logic := '0';
        signal output : std_logic;
       component clock_div is
           port(
               clk : in std_logic;
               div : out std_logic);
      end component;
49 begin
       clk_gen_proc: process
       begin
           wait for 4 ns;
           tb_clk <= '1';
          wait for 4 ns;
           tb_clk <= '0';
      end process clk_gen_proc;
       dut : clock_div
       port map (
          clk => tb_clk,
           div => output
        );
76 end Behavioral;
```

Test Bench Simulation Waves:




Synthesis Schematic:



Post Synthesis Utilization Table

			Graph Table
Resource	Estimation	Available	Utilization %
LUT	11	41000	0.03
FF	26	82000	0.03
10	2	300	0.67
BUFG	1	32	3.13

On-Chip Power Graph



XDC File Changes

Led0 was enabled by uncommenting it, along with the clock.

Questions

- 1. In order to divide the clock, the counter must count up to 31,249,999.
- 2. 25 bits are needed to count up to 31,249,999.

Reflection

During the design of this component I learned how to divide a clock, and change the duty cycle of the clock. Previously we had a 50% duty cycle in the previous lab, and this one had to be switched to be on for on pulse.


Bouncy Buttons

The purpose of this component is to debounce buttons. Mechanical buttons alter in value between 0 and 1 when pressed, so the purpose of this program is to delay the output of the button until it is sure that the button is 1 or 0 and not bouncing in between. To do this, a shift register is used

Code:

```
22 :
      library IEEE;
23
      use IEEE.STD_LOGIC_1164.ALL;
24
      use IEEE.NUMERIC_STD.ALL;
25
26 -- Uncomment the following library declaration if instantiating
27 :
      -- any Xilinx leaf cells in this code.
28
      -- library UNISIM;
29 🖨
     --use UNISIM. VComponents.all;
30
31 🖨
      entity debounce is
32
           port (
               clk: in STD_LOGIC;
btn: in STD_LOGIC;
33
34
35
               dbnc: out STD_LOGIC := '0');
36 白
      end debounce;
37
      architecture Behavioral of debounce is
38 🖨
39
40
           signal previous : std_logic := '0'; -- previous value
           signal count : std_logic_vector(21 downto 0) := (others => '0');
signal dbnc_out : std_logic := '0';
41
42
43
44
           begin
45
46
           dbnc <= dbnc out;
47
           process (clk) begin
48 □
49 ☐
50 ☐
51 ☐
               if rising_edge(clk) then
if btn='1' then
                        if unsigned(count) < 2500000 then
                             count <= std_logic_vector(unsigned(count) + 1);</pre>
52
53
                        else
54
                             dbnc_out <= 'l';
55 🖨
                        end if;
56
                    else
57
58
                        previous <= btn;
                        count <= (others => '0');
59
                        dbnc_out <= '0';
60 🖨
                    end if;
61 🗎
               end if:
62 🗎
           end process;
63
64
65
       end Behavioral;
66
```


+ | → | Q | Q | X | X | ⊕ | ⊕ | + | + | C | 45 Cells | 3 I/O Ports | 86 Nets



Post Synthesis Utilization Table:



On-Chip Power Graphs



XDC Changes:

All buttons were uncommented.

Questions:

1. When the Zybo button is pressed it is the value of 1.


- 2. Optional
- 3. The button will need to be steady for 5 million ticks in order to be steady for 20ms based on a 125MHz clock.
- 4. The length of the counter was 23 bits, in order to count to 5 million.

Fancy Counter

The task for this component was to create a bidirectional counter with a few extra signals. The following logic was implemented.

- Unless en is 1, nothing will change in the circuit.
- Even if en is 1, if clk en is 0 nothing can change the circuit except rst
- On the clock rising edge, when rst is asserted the cnt value will become 0.
- It can count either up or down depending on the value of a "direction" register, which is updated at the clock rising edge with the value present at dir when updn is 1.
- On the clock rising edge, if ld is 1, the value present at val will be loaded into the "value" register.
- If counting up, it will count until the number in a 4-bit "value" register has been reached, at which point it will roll over to 0000. If counting down, it will go from 0000 to value when it underflows.

RTL Schematic:




Code:

```
22
     library IEEE;
23
     use IEEE.STD LOGIC 1164.ALL;
24 :
25 □ -- Uncomment the following library declaration if using
26 △ -- arithmetic functions with Signed or Unsigned values
27 use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 : -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 ⊜ entity fancy_counter is
35
         port (
36
             clk, clk en : in std logic;
37
             dir, en, ld, rst : in std logic;
38
             updn : in std_logic;
             val : in std logic_vector (3 downto 0);
39
             cnt : out std logic vector (3 downto 0)
40
         );
41
42 end fancy counter;
43
44
45 	☐ architecture Behavioral of fancy_counter is
46
47
         signal count : std_logic_vector (3 downto 0) := (others => '0');
         signal value : std_logic_vector (3 downto 0) := "1111";
48
         signal direction : std_logic := 'l';
49
50
51
     begin
```

```
begin
51 ;
52 :
53
          cnt <= count;
54
55 🖨
          process(clk)
56 ;
          begin
57 ₪
              if rising edge(clk) then
58 □
                  if en = 'l' then
59 ⊝
                      if clk en = '1' then
60 🖨
                          if updn = 'l' then
                               direction <= dir;
61
62 🖨
                          end if:
                          if direction = 'l' then
63 ⊡
64 ⊡
                               if count = value then
65
                                   count <= (others => '0');
66
                               else
                                   count <= std_logic_vector(unsigned(count) + 1);</pre>
67
68 🖨
                               end if;
69 :
                          else
70 🖨
                               if unsigned(count) = 0 then
71 ;
                                   count <= value;
72
73
                               else
                                   count <= std_logic_vector(unsigned(count) - 1);</pre>
74日75日
                               end if;
                          end if:
76 🖨
                          if ld = 'l' then
77 :
                               value <= val;
                          end if;
78 🖨
79 🖨
                      end if;
80 🖨
                      if rst ='l' then
81
                          count <= (others => '0');
82 🖨
                      end if;
83 🖨
                  end if:
84 🖨
              end if:
85 A
          end process;
86 :
87
88 end Behavioral;
89
```


Synthesis Schematic:



Post Synthesis Utilization Table:




On-Chip Power Graphs



Counter_Top

In this lab, we will put together the previous modules of clock_div, fancy_counter and debounce into one circuit. All of the button inputs will be debounced which will then go into various inputs of the counter. The 125MHz clock will be divided into a 2Hz clock using clock_div, which will then be used for the clock of the counter.

RTL Schematic:




Code:


```
34  entity counter_top is
35 !
         port (
36
              clk : in std logic;
                                          -- 125 Mhz clock
37
                                           -- btn, '1' = down
38
              btn0 : in std logic;
                                           -- btn, '1' = down
39
              btnl : in std logic;
40
              btn2 : in std logic;
                                          -- btn, '1' = down
41
              btn3 : in std logic;
                                           -- btn, 'l' = down
42
                                          -- sw, 'l' = up
43 !
              sw0 : in std logic;
              swl : in std_logic;
                                          -- sw, 'l' = up
44
              sw2 : in std_logic;
                                          -- sw, 'l' = up
45
46
              sw3 : in std_logic;
                                           -- sw, '1' = up
47
48
              led0 : out std_logic;
                                           -- led, 'l' = on
                                          -- led, 'l' = on
-- led, 'l' = on
-- led, 'l' = on
              led1 : out std_logic;
led2 : out std_logic;
49
50
51
              led3 : out std_logic
52
53 end counter_top;
55 🖯
     architecture Behavioral of counter top is
56 ;
57 ⊡
          component clock_div is
58 !
              port (
59
                  clock : in std logic;
60
                  clk_div : out std_logic);
61 🖨
          end component;
62 !
63 🖯
          component fancy counter is
64 !
              port (
65 :
                  clk, clk_en : in std_logic;
66
                  dir, en, ld, rst : in std_logic;
67
                  updn : in std logic;
68
                  val : in std_logic_vector (3 downto 0);
69
                  cnt : out std_logic_vector (3 downto 0));
70 🖨
          end component;
71 :
72 E
          component debounce is
73
              port (
74
                  clk: in std logic;
75
                  btn: in std logic;
76
                  dbnc: out std logic);
77 A
          end component;
78
79
          signal div to en : std logic;
          signal dbtn0_to_rst, dbtn1_to_en, dbtn2_to_updn, dbtn3_to_ld : std_logic;
80
          signal value, count : std logic vector( 3 downto 0) := (others => '0');
81
82
```

```
83
      begin
           --- set the value input of the fancy counter
 84
 85
           value <= sw3 & sw2 & sw1 & sw0;
 86
           led0 \le count(0);
 87
           led1 <= count(1);</pre>
 88
           led2 <= count(2);
 89
          led3 <= count(3);
 90
 91 🖨
           GO : clock div
 92
           port map (
 93
               clock => clk,
 94
               clk_div => div_to_en
 95 🖨
           );
 96
 97
 98 🖨
           G1 : fancy_counter
 99
          port map (
100
               clk => clk,
               clk_en => div_to_en,
101
102
               dir => sw0,
               en => dbtnl_to_en,
103
104
               ld => dbtn3 to ld,
105
               rst => dbtn0 to rst,
106
               updn => dbtn2_to_updn,
               val => value,
107
108
               cnt => count
109
           );
110
111 🗇
           G2 : debounce
112
           port map (
113
               clk => clk.
114
               btn => btn0.
115
               dbnc => dbtn0 to rst
116
           );
117
118日
           G3 : debounce
119
           port map (
120
               clk => clk,
121
               btn => btnl.
122 :
               dbnc => dbtnl to en
123 (
           );
124
125 🗇
           G4 : debounce
126
           port map (
127
              clk => clk,
128
               btn => btn2,
129
               dbnc => dbtn2 to updn
130 🗇
           );
131
132 🖨
           G5 : debounce
133
           port map (
134
               clk => clk,
135
               btn => btn3,
136 :
               dbnc => dbtn3 to ld
137 🖨
           );
138
139 end Behavioral;
```


Synthesis Schematic:



Post Synthesis Utilization Table:



On-Chip Power Graphs



XDC Changes (Github file)

The clock, switches, buttons, were all uncommented. This version is attached in the github folder.