University of Victoria

CENG 241

DIGITAL DESIGN I

Lab 2 - Using Xilinx ISE Tutorial

Instructor:

Dr. Amirali Baniasadi

 $Teaching\ Assistant:$

 $Grace\ Hui$

Yves SENECHAL V00213837 Tyler STEPHEN V00812021 A01 - B03

8 June, 2015



1 Introduction

The second lab serves as a learning environment for the Xilinx ISE (integrated software environment). This software enables simulation of digital circuits which can facilitate the design and troubleshooting of such circuits. Two digital design entry methods were explored: the schematic method, and the Verilog HDL (hardware description language).

2 Results

The following figures are snapshots obtained during this lab. A half adder is illustrated by the schematic method in figure 1, while figure 2 shows the functional simulation of the design.




Figure 1: Complete schematic of a half adder

Current Simulation Time: 900 ns		0 ns	1	L00 r	ns 	1	200 I	ns I	1	3 I I	00 ns		ı	400 I	ns	ı	5	i00 ns	: 	ı	600 I	ns I	ı		700 r	ns 	1 1	8	00 ns	90 I	0 ns
∂ ∏ S ∂ ∏ C	1																														
∂ ,[C	0																														
∂ ∏X	1																														
۲ <mark>ال</mark>	0																														

Figure 2: Functional simulation of a half adder

The Verilog HDL code for a half adder is shown in the figure below, while the post place-and-route timing simulator is shown if figure 3. The timing simulation is similar to the functional simulation, but indicates a 8.9ns delay.

```
module ha(X, Y, S, C);
  input X;
  input Y;
  output S;
  output C;

assign S = (X & (!Y)) | ((!X) & Y); // S = X XOR Y
assign C = X & Y; // C = X AND Y

endmodule
```

Verilog implementation of a half adder



Figure 3: Post place and route timing indicates a delay of 8.9 ns in the half adder

3 Discussion

The digital design entry methods explored were the schematic and Verilog HDL. The Verilog HDL seemed to be more efficient testing logic assuming a proper boolean function was available. This method produces quick results for any size circuit, but could be prone to error due to not being able to visualize the circuit. The schematic method is tedious for anything but few component circuits, but enables visualization which may help troubleshooting.

A functional simulation tests the logic of a circuit with no consideration on circuit timing and delays. Timing simulations, meanwhile, test the functionality of circuits with any routing and logic delay considered to give proper results. Functional simulation are not sufficient to ensure the correctness of designs.

4 Conclusion

The two digital design methods explored in this lab offer their individual strengths with their weaknesses. The schematic design is more user friendly, but tedious, while the Verilog HDL is quick and efficient, but could be prone to error.