University of Victoria

CENG 241

DIGITAL DESIGN I

Combinational Circuits: 2-bit multiplier

Instructor:

Dr. Amirali Baniasadi

Teaching Assistant:

Grace Hui

Yves SENECHAL V00213837 Tyler STEPHEN V00812021 A01 - B03

June 15, 2015



1 Introduction

2 Discussion

$\overline{A_1}$	A_0	B_1	B_0	C_3	C_2	C_1	C_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

Table 1: Truth table for 2-bit by 2-bit multiplier

$$C_0 = A_0 B_0$$

$$C_1 = A_1 B_1' B_0 + A_1 A_0' B_0 + A_1' A_0 B_1 + A_0 B_1 B_0'$$

$$C_2 = A_1 B_1 B_0' + A_1 A_0' B_1$$

$$C_3 = A_1 A_0 B_1 B_0$$

A general discussion of the design and the lab




Figure 1: Karnaugh maps and term groupings for product terms C_i




Figure 2: Complete schematic of 2-bit multiplier




Figure 3: Functional simulation of a 2-bit multiplier