## University of Victoria

### **CENG 241**

DIGITAL DESIGN I

# Lab 2 - Using Xilinx ISE Tutorial

Instructor:

Dr. Amirali Baniasadi

Teaching Assistant:

 $Grace\ Hui$ 

Yves SENECHAL V00213837 Tyler STEPHEN V00812021 A01 - B03

1 June, 2015



### 1 Introduction

#### 2 Discussion

Figure 1: Complete schematic of a half adder

Figure 2: Functional simulation of a half adder

Figure 3: Verilog implementation of the half adder

Verilog implementation of a half adder

What are the digital design entry methods? Form your opinion, which one is the most efficient? Why?

What is the difference between a functional simulation and a timing simulation? Is a functional simulation sufficient enough to ensure the correctness of the design?

### 3 Conclusion