Department of Electrical and Computer Engineering University of Victoria

ELEC 300 - Linear Circuits II

LABORATORY REPORT

Experiment No.: 2

Title: Frequency response of linear systems

Date of experiment: 19 February, 2016

Report submitted on: 26 February, 2016

To: TA, B07

Names: M. Drinnan (V00755525)

T. Mulligan (V00819591)

T. Stephen (V00812021)

1 Objective

This experiment will create a type of RC circuit called a *phase lag circuit*. The circuit's transfer function will be used to determine the component values in the circuit for pre-defined frequency responses. The magnitude and phase responses of the circuit will be examined for a range of input frequencies.

2 Introduction




Figure 1: Schematic of a phase lag circuit

For the circuit in Fig. 1, the transfer function is:

$$H(s) = \frac{R_2 + \frac{1}{sC}}{R_1 + R_2 + \frac{1}{sC}} = \frac{R_2}{R_1 + R_2} \frac{s + \frac{1}{CR_2}}{s + \frac{1}{C(R_1 + R_2)}}.$$
 (2)

Comparing (1) with (2) gives:

$$K = \frac{R_2}{R_1 + R_2}$$
$$|z| = \frac{1}{CR_2}$$
$$|p| = \frac{1}{C(R_1 + R_2)}.$$

3 Results

$$|H(j\omega)|_{dB} = 20 \times \log\left(\frac{V_y}{V_x}\right)$$

$$\phi_{lag} = \phi_x - \phi_y$$

3.1 Raw Measurements


f (kHz)	V_y (V)	$ H\left(j\omega\right) _{dB}$	ϕ_{lag} (°)
0.5	0.882	-1.065	-22.6
1.0	0.708	-2.973	-38
2.0	0.46	-6.719	-50.4
3.0	0.337	-9.421	-53.4
4.0	0.267	-11.444	-53
5.0	0.224	-12.969	-51.1
6.0	0.196	-14.129	-48.4
7.0	0.178	-14.966	-45.6
8.0	0.166	-15.572	-43
9.0	0.156	-16.111	-41
10.0	0.147	-16.628	-38
11.0	0.141	-16.990	-36
12.0	0.136	-17.303	-33

Table 1: Response of Fig. 1 to frequency change $(V_x = 1 \text{ V})$

3.2 Analysis

Table 1 shows the response of the phase lag circuit to a range of frequencies, starting at 500Hz then 1kHz steps from 1kHz to 12kHz. Fig. 2 shows the data from Table 1 overlaying the ideal frequency response as predicted by (2).

The waveforms in Fig. 3, show the phase offset of the 2 waveforms, visible by the offset in vertical cursors demonstrating a time shift.



(a) Magnitude response




Figure 2: Experimental data overlaying the ideal response




Figure 3: $V_y(t)$ (top) lags $V_x(t)$ (bottom) by 34.1° at 12 kHz

4 Discussion

The phase-lag circuit, shown in Fig. 1, was built and analyzed. The frequency of a 1V peak-to-peak input signal was varied over 12kHz in 1kHz increments, and the input and output voltage and phase measured using the oscilloscope. The recorded data can be seen in Table 1.

In our pre-lab, we simulated the phase and amplitude response of the phase-lag system. As can be seen in Fig. 2, the simulated results closely matched experimentally generated values. The phase plots in Fig. 2(b) both demonstrate a minimum phase of -55° occurring at 3kHz.

The measured phase response is slightly less negative than the simulated response, likely due to the ESR of the capacitors.

A phase-lag circuit receives its name from the characteristics exhibited by the circuit's transfer function. The output voltage's phase is shifted negatively by the circuit, resulting in a lagging phase.

5 Conclusion

Our results confirm a sinusoid is negatively shifted by a capacitor, as well as the low-pass filter nature of the voltage across a capacitor: when the frequency of the sinusoid across the capacitor the capacitor is low it acts similar to an open circuit, and when the frequency is high the capacitor acts like a short circuit. The negative phase shift behaviour of a capacitor justifies the circuit's *phase lag* denomination.