



Self-Capacitive Touch Panel Controller

INTRODUCTION

The FT6x06 Series ICs are single-chip capacitive touch panel controller ICs with a built-in 8 bit enhanced Micro-controller unit (MCU). They adopt the self-capacitance technology, which supports single point and gesture touch or two points. In conjunction with a self-capacitive touch panel, Friendly UI can be applied on many portable devices, such as cellular phones, GPS and digital camera.

The FT6x06 series ICs include FT6206 /FT6306, the difference of their specifications will be listed individually in this datasheet.

FEATURES

- Self-Capacitive Sensing Techniques support single point touch and gesture or two point touch
- Absolute X and Y Coordinates or gesture
- Auto-calibration: Insensitive to Capacitance and Environmental Variations
- Built-in Enhanced MCU
- FT6206 supports up to 28 channels of sensors /drivers
- FT6306 supports up to 36 channels of sensors /drivers
- Report Rate: Up to 100Hz
- Support Interfaces :I2C
- Support single Film material TP and diamond pattern without additional shield

- Internal accuracy ADC and smooth Filter
- Support 2.8V to 3.6V Operating Voltage
- Support independent IOVCC
- Built-in LDO for Digital Circuits
- High efficient power management with 3 Operating Modes
 - Active Mode
 - Monitor Mode
 - Hibernation Mode
- Operating Temperature Range: -20°C to +85°C
- ESD:HBM≥5000V,

FocalTech Systems Co., Ltd • support@focaltech-systems.com

Document Number: D-FT6x06-1304-V0.4(Version: 0.4) Revised Apr. 11, 2013



TABLE OF CONTENTS

INTR	RODUCTION	•••••••	I
FEAT	TURES		I
1 (OVERVIEW		1
1.1	1 TYPICAL APPLICATIONS		1
2 I	FUNCTIONAL DESCRIPTION		1
2.1			
2.2	2 MCU		2
2.3 2.4	012111101,1710225		2
_	2.4.1 <i>I2C</i>		3
3 I	ELECTRICAL SPECIFICATIONS		4
3.1			4
3.2			
3.3			
3.4	4 I/O PORTS CIRCUITS		5
3.5			
4 I	PIN CONFIGURATIONS		9
5 I	PACKAGE INFORMATION	ļ	11
5.1			
5.2			
5.3	3 Order Information		13

Appendix - Application Note for FT6206

FocalTech Systems Co., Ltd

support@focaltech-systems.com

Document Number: D-FT6x06-1304-V0.4 (Version: 0.4)

Revised Apr. 11, 2013

From No.: F-OI-RD01-03-04-B

1 OVERVIEW

1.1 Typical Applications

FT6x06 accommodate a wide range of applications with a set of buttons up to a 2D touch sensing device, their typical applications are listed below.

- Mobile phones, smart phones
- GPS
- Game consoles
- POS (Point of Sales) devices
- Portable MP3 and MP4 media players
- Digital cameras
- MIDs

FT6x06 Series ICs support up to 5.6" Touch Panel, users may find out their target IC from the specs listed in the following table,


Model Name	Panel		Packag	e	Touch Panel Size
Wiodel Name	Channel	Type	Pin	Size	Touch Panel Size
FT6206GMA	28	QFN5*5	40	0.6-P0.4	≤4.3"
FT6306DMB	36	QFN6*6	48	0.6-P0.4	≤5.6"

Remarks: The smaller TP size is supported for two points, such as FT6306DMB for less than 5.0".

2 FUNCTIONAL DESCRIPTION

2.1 Architectural Overview

Figure 2-1 shows the overall architecture for the FT6x06.



 $Figure\ 2-1\ FT6x06\ System\ Architecture\ Diagram$

The FT6x06 is comprised of five main functional parts listed below,

• Touch Panel Interface Circuits

The main function for the AFE and AFE controller is to interface with the touch panel. It scans the panel by sending AC signals to the panel and processes the received signals from the panel. So it supports both driver and Sensor functions. Key parameters to configure this circuit can be sent via serial interfaces.

Enhanced MCU

For the Enhanced MCU, larger program and data memories are supported. Furthermore, A Flash ROM is implemented to store programs and some key parameters.

Complex signal Processing algorithms are implemented by MCU to detect the touches reliably and efficiently.

Communication protocol software is also implemented on this MCU to exchange data and control information with the host processor.

- External Interface
 - > I2C: an interface for data exchange with host
 - > INT: an interrupt signal to inform the host processor that touch data is ready for read
 - > RSTN: an external low signal reset the chip.
- A watch dog timer is implemented to ensure the robustness of the chip.
- A voltage regulator to generate 1.8V for digital circuits from the input VDDA supply.

2.2 MCU

This section describes some critical features and operations supported by the Enhanced MCU.

Figure 2-2 shows the overall structure of the MCU block. In addition to the Enhanced MCU core, we have added the following circuits.

- Program Memory:32KB Flash
- Data Memory: 2KB SRAM
- Timer: A number of timers are available to generate different clocks
- Master Clock:12/24/48MHz from a 48MHz RC Oscillator
- Clock Manager: To control various clocks under different operation conditions of the system




Figure 2-2 MCU Block Diagram

2.3 Operation Modes

FT6x06 operates in the following three modes:

• Active Mode

In this mode, FT6x06 actively scans the panel. The default scan rate is 60 frames per second. The host processor can configure FT6x06 to speed up or to slow down.

Monitor Mode

In this mode, FT6x06 scans the panel at a reduced speed. The default scan rate is 25 frames per second and the host processor can increase or decrease this rate. When in this mode, most algorithms are stopped. A simpler algorithm is being executed to determine if there is a touch or not. When a touch is detected, FT6x06 shall enter the Active mode immediately to acquire the touch information quickly. During this mode, the serial port is closed and no data shall be transferred with the host processor


• Hibernation Mode

In this mode, the chip is set in a power down mode. It shall respond to the "RESET" or "Wakeup" signal from the host processor. The chip therefore consumes very little current, which help prolong the standby time for the portable devices.

Host InterfaceFigure 2-3 shows the interface between a host processor and FT6x06. This interface consists of the following three sets of signals:

• Serial Interface

- Interrupt from FT6x06 to the Host
- Reset Signal from the Host to FT6x06



The serial interface of FT6x06 is I2C. The details of this interface are described in detail in Section 2.5. The interrupt signal (/INT) is used for FT6x06 to inform the host that data are ready for the host to receive. The RSTN signal is used for the host to reset FT6x06. After resetting, FT6x06 shall enter the Active mode.

2.4 Serial Interface

FT6x06 supports the I2C interfaces, which can be used by a host processor or other devices.

2.4.1 I2C

The I2C is always configured in the Slave mode. The data transfer format is shown in Figure 2-4




Figure 2-4 I2C Serial Data Transfer Format




Table 2-1 lists the meanings of the mnemonics used in the above figures.

Table 2-1 Mnemonics Description

Mnemonics	Description			
S	I2C Start or I2C Restart			

A[6:0]	Slave address
R/W	READ/WRITE bit, '1' for read, '0' for write
A(N)	ACK(NACK)
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)

I2C Interface Timing Characteristics is shown in Table 2-2.

Table 2-2 I2C Timing Characteristics

Parameter	Min	Max	Unit
SCL frequency	10	400	KHz
Bus free time between a STOP and START condition	4.7		us
Hold time (repeated) START condition	4.0	1	us
Data setup time	250		ns
Setup time for a repeated START condition	4.7	1	us
Setup Time for STOP condition	4.0	1	us

3 ELECTRICAL SPECIFICATIONS

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

Item	Symbol	Value	Unit	Note
Power Supply Voltage	VDDA - VSSA	-0.3 ~ +3.6	V	1, 2
I/O Digital Voltage	IOVCC	1.8~3.6	V	1
Operating Temperature	Topr	-20 ~ +85	$^{\circ}\!\mathbb{C}$	1
Storage Temperature	Tstg	-55 ~ +150	$^{\circ}\!\mathbb{C}$	1

Notes

3.2 DC Characteristics

Table 3-2 DC Characteristics (VDDA=2.8~3.3V, Ta=-20~85°C)

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit	Note
Input high-level voltage	VIH		0.7 x IOVCC	1	IOVCC	V	
Input low -level voltage	VIL		-0.3	1	0.3 x IOVCC	V	
Output high -level voltage	VOH	IOH=-0.1mA	0.7 x IOVCC	1		V	
Output low -level voltage	VOL	IOH=0.1mA	1	1	0.3 x IOVCC	V	
I/O leakage current	ILI	Vin=0~VDDA	-1		1	μΑ	
Current consumption (Normal operation mode)	Iopr	VDDA = 3.3V $Ta=25^{\circ}C$ MCLK=24MHz		2.1		mA	
Current consumption (Monitor mode)	Imon	VDDA = 3.3 V Ta= 25 °C MCLK= 24 MHz		TBD		mA	

^{1.} If used beyond the absolute maximum ratings, FT6x06 may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.

^{2.} Make sure VDDA (high) ≥VSSA (low).

Current consumption (Sleep mode)	Islp	VDDA = 3.3V Ta=25°C MCLK=24MHz	1	0.03		mA	
Step-up output voltage	VDD5	VDDA = 3.3V	3.3	5	TBD	V	
Power Supply voltage	VDDA		2.8	-	3.6	V	

3.3 AC Characteristics

Table 3-3 AC Characteristics of Oscillators

Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit	Note
OSC clock 1	fosc1	VDDA= 3.3V Ta=25°C	47	48	49	MHz	

Table 3-4 AC Characteristics of #S

Item	Symbol	Test Condition	Min	Тур.	Max	Unit	Note
#S acceptable clock	F#s		-	160	1	KHz	
#S rise time	T#s r		-	1.5	-	nS	
#S fall time	T#s f			250	-	nS	

3.4 I/O Ports Circuits




Figure 3-1 Digital In/Out Port Circuit




Figure 3-2 Reset Input Port Circuits

3.5 POWER ON/Reset/Wake Sequence

The GPIO such as INT and I2C are advised to be low before powering on. Reset should be pulled down to be low before powering on. INT signal will be sent to the host after initializing all parameters and then start to report points to the host. If Power is down, the voltage of supply must be below 0.3V and Trst is more than 5ms.




Figure 3-7 Power on time




Figure 3-8 Power Cycle requirement




Figure 3-9 Power on Sequence

Reset time must be enough to guarantee reliable reset, the time of starting to report point after resetting approach to the time of starting to report point after powering on.




Figure 3-10 Reset Sequence

Table 3-5 Power on/Reset/Wake Sequence Parameters

Parameter	Description	Min	Max	Units
Tris	Rise time from 0.1VDD to 0.9VDD		3	ms
Tpon	Time of starting to report point after powering on	300	-	ms
Tprt	Time of being low after powering on	1		ms
Trsi	Time of starting to report point after resetting	300		ms
Trst	Reset time	5		ms




4 PIN CONFIGURATIONS


Pin List of FT6x06

Table 4-1 Pin Definition of FT6x06

Pin No.			Description		
Name	FT6206GMA	FT6306DMB	Type	Description	
VREF	1	47	PWR	Generated internal reference voltage. A $1\mu F$ ceramic capacitor to ground is required.	
S1	2	48	I/O	Capacitance sensor /driver channel	
S2	3	1	I/O	Capacitance sensor /driver channel	
S 3	4	2	I/O	Capacitance sensor /driver channel	
S4	5	3	I/O	Capacitance sensor /driver channel	
S5	6	4	I/O	Capacitance sensor /driver channel	
S6	7	5	I/O	Capacitance sensor /driver channel	
S 7	8	6	I/O	Capacitance sensor /driver channel	
S8	9	7	I/O	Capacitance sensor /driver channel	
S 9	10	8	I/O	Capacitance sensor /driver channel	
S10	11	9	I/O	Capacitance sensor /driver channel	
S11	12	10	I/O	Capacitance sensor /driver channel	
S12	13	11	I/O	Capacitance sensor /driver channel	
S13	14	12	I/O	Capacitance sensor /driver channel	
S14	15	13	I/O	Capacitance sensor /driver channel	
S15	16	14	I/O	Capacitance sensor /driver channel	
S16	17	15	I/O	Capacitance sensor /driver channel	
S17	18	16	I/O	Capacitance sensor /driver channel	
S18	19	17	I/O	Capacitance sensor /driver channel	
S19	20	18	I/O	Capacitance sensor /driver channel	
S20	21	19	I/O	Capacitance sensor /driver channel	
S21	22	20	I/O	Capacitance sensor /driver channel	
S22	23	21	I/O	Capacitance sensor /driver channel	
S23	24	22	I/O	Capacitance sensor /driver channel	
S24	25	23	I/O	Capacitance sensor /driver channel	
S25	26	24	I/O	Capacitance sensor /driver channel	
S26	27	25	I/O	Capacitance sensor /driver channel	
S27	28	26	I/O	Capacitance sensor /driver channel	
S28	29	27	I/O	Capacitance sensor /driver channel	
S29		28	I/O	Capacitance sensor /driver channel	
S30		29	I/O	Capacitance sensor /driver channel	
S31		30	I/O	Capacitance sensor /driver channel	
S32		31	I/O	Capacitance sensor /driver channel	
S33		32	I/O	Capacitance sensor /driver channel	
S34		33	I/O	Capacitance sensor /driver channel	
S35		34	I/O	Capacitance sensor /driver channel	
S36		35	I/O	Capacitance sensor /driver channel	
VDD5	30	36	PWR	High voltage power supply from the charge pump LDO generated internally. A 1µF ceramic to ground is required.	
VSSA	31	37	GND	Analog ground	

VDDA	32	38	PWR	Analog power supply, A 1µF ceramic capacitor to ground is required.									
VSS	33	39	GND	Analog ground									
VDDD	34	40	PWR	Digital power supply. A 1µF ceramic capacitor to ground is required.									
VSSD	35	41	GND	Analog ground									
RSTN	36	42	I	External Reset, Low is active									
IOVCC	37	43	PWR	I/O power supply									
SCL	38	44	I/O	I2C clock input									
SDA	39	45	I/O	I2C data input and output									
INT	40	46	I/O	External interrupt to the host									






FT6206GMA Package Diagram

FT6306DMB Package Diagram


5 PACKAGE INFORMATION

5.1 Package Information of QFN-5x5-40L Package



Item	Symbol	Millimeter							
item	Symbol	Min	Type	Max					
Total Thickness	A	0.5	0.55	0.6					
Stand Off	A1	0	0.035	0.05					
Mold Thickness	A2		0.4	0.425					
L/F Thickness	A3		0.152 REI	F					
Lead Width	b	0.15	0.20	0.25					
Body Size	D	5 BSC							
Body Size	E	5 BSC							
Lead Pitch	e								
EP Size	J	3.3	3.4	3.5					
El Size	K	3.3	3.4	3.5					
Lead Length	L	0.35 0.4 0.45							
Package Edge Tolerance	aaa	0.1							
Mold Flatness	bbb		0.1						
Co Planarity	ccc		0.08						
Lead Offset	ddd		0.1						
Exposed Pad Offset	eee		0.1						

5.2 Package Information of QFN-6x6-48L Package



BOTTOM VIEW
VIEW M-M

**	G 1.1	Millimeter							
Item	Symbol	Min	Type	Max					
Total Thickness	A	0.5	0.55	0.6					
Stand Off	A1	0	0.035	0.05					
Mold Thickness	A2		0.4	0.425					
L/F Thickness	A3		0.152 RE	F					
Lead Width	b	0.15	0.20	0.25					
Rody Size	D								
Body Size	Е	6 BSC							
Lead Pitch	e	0.4 BSC							
EP Size	J	4.52	4.62	4.72					
EF Size	K	4.52	4.62	4.72					
Lead Length	L	0.35	0.4	0.45					
Package Edge Tolerance	aaa	0.1							
Mold Flatness	bbb		0.1						
Co Planarity	ccc	·	0.08						
Lead Offset	ddd	0.1							
Exposed Pad Offset	eee		0.1						

5.3 Order Information

	QFN
Package Type	40Pin(5 * 5)/48Pin(6 * 6)
	0.6-P0.4
Product Name	FT6206GMA / FT6306DMB

Note:

- 1). The last two letters in the product name indicate the package type and lead pitch and thickness.
- 2). The three last letter indicates the package type..
 - D: QFN-6*6, G: QFN-5*5
- 3). The second last letter indicates the lead pitch and thickness.
 - M · 0 6-P0 4
- 4). The last letter indicates the numbers of sensors.

A: 28, B: 36

T: Track Code

F/R: "R" for Halogen Free process,

"F" for Lead Free process

Y: Year Code

WW: Week Code

S: Lot Code

V: IC Version

F T 6x06xxx
TRYWWSV

Product Name	Package Type	#S Pins
FT6206GMA	QFN-40L	28
FT6306DMB	QFN-48L	36

END OF DATASHEET



Application Note for FT6x06 CTPM

Application Note for FT6x06 CTPM											
Project name	Touch panel										
Version	0.1										
Release date	Jul 26,2012										
Owner	J.H. Kuo										
Classification	Confidential										
Approval											

This document contains information proprietary to FocalTech Systems, Ltd., and may not be reproduced, disclosed or used in whole or part without the express written permission of FocalTech Systems, Ltd.

Copyright © 2012, FocalTech Systems, Ltd All rights reserved

R3-B4-A, South Area, Shenzhen Hi-Tech Industrial Park, Shenzhen, Guangdong, P.R. China

ZIP: 518057

T +86 755 26588222 F +86 755 26712499

E <u>support@focaltech-systems.com</u>



Revision History

Version	List of changes	Author + Signature
1.0	Initial draft.	J.H. Kuo
	Version 1.0	<u> </u>



Table of Contents 1. CTPM interface to Host

Ι.	C I P W HILE	1ace to nost	
		C Read/Write Interface description	
	1.2 In	nterrupt/Wake-up signal from CTPM to Host	5
		eset signal from Host to CTPM	
2.	Standard Ap	oplication circuit of FT6x06	6
	2.1 F	T6206GMA typical application schematic for voltage of 2.8~3.6V	7
	2.2 F	T6306DMB typical application schematic for voltage of 2.8~3.6V	7
3.		ister Mapping	
	3.1 W	Vorking Mode	8
	3.1.1	DEVICE MODE	9
	3.1.2	GEST_ID	
	3.1.3	TD_STATUS	
	3.1.4	Pn XH (n:1-2)	
	3.1.5	Pn XL (n:1-2)	10
	3.1.6	Pn_YH (n:1-2)	
	3.1.7	Pn_YL (n:1-2)	
	3.1.8	Pn_WEIGHT (n:1-2)	
	3.1.9	Pn_MISC (n:1-2)	
4.	Communica	ation between host and CTPM	
		ommunication Contents	
	_	C Example Code	

Terminology

CTP – Capacitive touch panel

CTPM – Capacitive touch panel module



1. CTPM interface to Host

Figure 1-1 shows how CTPM communicates with host device. I²C interface supported by FT6x06 that is two-wire serial bus consisting of data line SDA and SCL clock line, used for serial data transferring between host and slave device.




Figure 1-1 CTPM and Host connection

INT port and RSTN port form the control interface. The INT port controlled by FT6x06 will send out an interrupt request signal to the host when there is a valid touch on CTP. The INT port also has another input function that host can wake up FT6x06 from the Hibernate mode. Host can send the reset signal to CTPM via RSTN port to reset the FT6x06 if needed. The Power Supply voltage of CTPM ranges from 2.8V to 3.6V, and the interface supply voltage named IOVCC ranges from 1.8V to 3.6V. For details, please refer to Table 1-1.

Port Name	Description
VCC	CTPM power supply, ranges from 2.8V to 3.6V.
	CTPM interface power supply for GPIO, ranges from 1.8V to 3.6V.
	If GPIO supply voltage is equal to VCC (2.8V~3.6V), IOVCC pin can be
IOVCC	connected to VCC.
	If GPIO supply voltage is 1.8V, IOVCC pin can be connected to VDDD pin or
	external 1.8V power supply.
SDA	I ² C data input and output.
SCL	I ² C clock input.
	The interrupt request signal from CTPM to Host.
INT	The wake up signal from host to CTPM, active low and the low pulse width
	ranges from 0.5ms to 1ms.
D C'TNI	The reset signal from host to CTPM, active low, and the low pulse width should
RSTN	be more than or equal to 1 ms.
GND	Power ground.

Table 1-1 Description for CTPM and Host interface

1.1 I²C Read/Write Interface description

It is important to note that the SDA and SCL must connect with a pull-high resistor respectively before you read/write I²C data.



Write N bytes to I²C slave

	Slave Addr Data Add									١dc	dress[X]					Data [X]						Data [X+N-1]																
S	A	A	Α	A	A	A	A	R	Ι,	1	R	R	R	R	R	R	R	_	D	D	D	D	D	D	D	D	A		D	D	D	D	D	D	D	D	Λ 1	D
3	6	5	4	3	2	1	0	W	A	7	6	5	4	3	2	1	0	A	7	6	5	4	3	2	1	0	^	•••	7	6	5	4	3	2	1	0	A 1	
S	1							W	A(A									A(A(<u>7</u>
À	1							R]	\asymp									×									\asymp										\asymp	ə
\Box	i							H																														•

Set Data Address

		5	Slav	ve 1	Ado	dr			Data Address[X]										
C	A	A	A	A	A	A	A	R	٨	R	R	R	R	R	R	R	R	٨	D
3	6	5	4	3	2	1	0	W	А	7	6	5	4	3	2	1	0	A	Г
ST								W	A(A(rs
Æ								\mathbb{F}_{3}	\times									\approx	JO.
$\widetilde{\neg}$								Ħ											٥

Read X bytes from I²C Slave

		5	Sla	ve .	Ado	dr						I	Dat	a [N]					I	Dat	a []	X+	N-1	[]			
S	A	A	A	A	A	A	A	R	Α	D	D	D	D	D	D	D	D	Α	 D	D	D	D	D	D	D	D	Α	р
	6	5	4	3	2	1	0	W	11	7	6	5	4	3	2	1	0	7 1	7	6	5	4	3	2	1	0	11	1
ST								RE	A									A									A	ST
Ą								A	\asymp									\asymp									\asymp	Q.
Γ								\cup																				Ŭ

1.2 Interrupt/Wake-up signal from CTPM to Host

As for standard CTPM, host needs to use both interrupt signal and I²C interface to get the touch data. CTPM will output an interrupt request signal to the host when there is a valid touch. Then host can get the touch data via I²C interface. If there is no valid touch detected, the INT will output high level, and the host does not need to read the touch data. There are two kinds of method to use interrupt: interrupt trigger and interrupt polling.




Figure 1-2 Interrupt polling mode

As for interrupt polling mode, INT will always be pulled to low level when there is a valid touch point, and be high level when a touch finished.




Figure 1-3 Interrupt trigger mode



While for interrupt trigger mode, INT signal will be set to low if there is a touch detected. But whenever an update of valid touch data, CTPM will produce a valid pulse on INT port for INT signal, and host can read the touch data periodically according to the frequency of this pulse. In this mode, the pulse frequency is the touch data updating rate.

When CTPM stays in hibernate mode, the INT port will act as a pull-high input port and wait for an external wake up signal. Host may send out a low pulse to wake up CTPM from the hibernate mode. The wake-up low pulse width ranges from 0.5 ms to 1 ms, the reason for this is that the INT port will act as an interrupt request signal output port after wake-up.

1.3 Reset signal from Host to CTPM

Host can send the reset signal via RSTN port to reset FT6x06. The reset signal should not be set to low while in normal running mode, but when programming flash, the RSTN port must be connected to GND. The RSTN port can also be used to active the CTPM in hibernate mode. Note that the reset pulse width should be more than 1 ms.

2. Standard Application circuit of FT6x06

Table 2-1 is a brief summary of the FT6x06 application features. Figure2-1, Figure2-2, demonstrates the typical FT6x06 application schematic respectively. It consists of Capacitive Touch Panel (CTP), FT6x06 chip, and some peripheral components. According to the size of CTPM, you can choose the number of channels needed.

FT6206GMA IC Type **FT6306DMB** Operating Voltage(V) $2.8 \sim 3.6$ $2.8 \sim 3.6$ IOVCC(V) $1.8 \sim 3.6$ $1.8 \sim 3.6$ Channel 28 36 2.8" ~ 4.3" 4.3" ~ 7.0" Panel Size Touch points 2 2 I^2C I^2C Interface Report rate >60Hz >60Hz 5*5 QFN40 6*6 QFN48 Package (mm)

Table 2-1 Brief features of FT6X06



2.1 FT6206GMA typical application schematic for voltage of 2.8~3.6V




Figure 2-1 FT6206GMA typical application schematic for voltage of 2.8~3.6V

2.2 FT6306DMB typical application schematic for voltage of 2.8~3.6V




Figure 2-2 FT6306DMB typical application schematic for voltage of 2.8~3.6V



3. CTPM Register Mapping

This chapter describes the standard CTPM communication registers in address order for working mode. The most detailed descriptions of the standard products communication registers are in the register definitions section of each chapter.

3.1 Working Mode

The CTP is fully functional as a touch screen controller in working mode. The access address to read and write is just logical address which is not enforced by hardware or firmware. Here is the working mode register map.

Working Mode Register Map

Address	Name	Default Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Host Access
0x00	DEV_MODE	0x00			Device :	Mode					R/W
0x01	GEST_ID	0x00	[7:0]0	Gesture	ID						R
0x02	TD_STATUS	0x00					points			ıch	R
0x03	P1_XH	0xFF	[7:6]1 Event	Flag			[3:0] X Pos	1 st Touc sition[1	ch 1:8]		R
0x04	P1_XL	0xFF	[7:0]	1 st Touc	h X Po	sition					R
0x05	P1_YH	0xFF	_	1 st Touc				1 st Touc sition[1]			R
0x06	P1_YL	0xFF		1 st Touc							R
0x07	P1_WEIGHT	0xFF	[7:0]	1 st Touc	h Weig	ht					R
0x08	P1_MISC	0xFF	[7:4]	1 st Touc	h Area						R
0x09	P2_XH	0xFF	[7:6]2	na				2 nd Touc sition[1			R
0x0A	P2_XL	0xFF	[7:0]	Flag 2 nd Tou	ch X Po	osition					R
0x0B	P2_YH	0xFF	[7:4]	2 nd Touc	h ID			2 nd Tou sition[1]			R
0x0C	P2_YL	0xFF		2 nd Tou			•	_	_		R
0x0D	P2_WEIGHT	0xFF	[7:0]	2 nd Tou	ch Weig	ght					R
0x0E	P2_MISC	0xFF	[7:4]	2 nd Tou	ch Area	l					R
0x80	TH_GROUP		[7:0]	Thresho	old for t	ouch d	etection	1			R/W
	THE DIED		P31.	0 .:	00		7 03				D /III
0x85	TH_DIFF			functio	n coeff	icient[7	/:0]				R/W
0x86	CTRL	0x01	0: Will touch 1: Sw	[7:0]0: Will keep the Active mode when there is no touching.1: Switching from Active mode to Monitor mode automatically when there is no touching.					R/W		
0x87	TIMEENTERM ONITOR	0x0A		The timenitor m						node	R/W
0x88	PERIODACTIV E			Report							R/W
0x89	PERIODMONIT OR	0x28	[7:0]	[7:0] Report rate in Monitor mode.				R/W			
0x91	RADIAN_VALU E	0x0A		[7:0] The value of the minimum allowed angle while Rotating gesture mode					R/W		
0x92	OFFSET_LEFT_ RIGHT	0x19	[7:0]	[7:0] Maximum offset while Moving Left and Moving Right gesture						R/W	



0x93	OFFSET_UP_D OWN	0x19	[7:0] Maximum offset while Moving Up and Moving Down gesture	R/W
0x94	DISTANCE_LE FT_RIGHT	0x19	[7:0] Minimum distance while Moving Left and Moving Right gesture	R/W
0x95	DISTANCE_UP _DOWN	0x19	[7:0] Minimum distance while Moving Up and Moving Down gesture	R/W
0x96	0x96 DISTANCE_ZO Ox32		[7:0] Maximum distance while Zoom In and Zoom Out gesture	R/W
0xA1	LIB_VER_H		[7:0] High 8-bit of LIB Version info	R
0xA2	LIB_VER_L		[7:0] Low 8-bit of LIB Version info	R
0xA3	CIPHER	0x06	[7:0] Chip Selecting	R
0xA4	G_MODE	0x01	[7:0] 0x00: Interrupt Polling mode 0x01: Interrupt Trigger mode	R/W
0xA5	PWR_MODE	0x00	[7:0] Current power mode which system is in	R/W
0xA6	FIRMID		[7:0] Firmware Version	R
0xA8	FOCALTECH_I D	0x11	[7:0] FocalTech's Panel ID	R
0xAF	RELEASE COD		[7:0] Release code version	R
0xBC	STATE	0x01	[7:0] Current Operating mode	R/W

3.1.1 DEVICE_MODE

This is the device mode register, which is configured to determine the current mode of the chip.

Address	Bit Address	Register Name		Description					
0x00	6:4	[2:0]Device Mode	000b 100b	WORKING Mode FACTORY Mode					

3.1.2 GEST_ID

This register describes the gesture of a valid touch.

Address	Bit Address	Register Name	Description
0x01	7:0	Gesture ID[7:0]	Gesture ID 0x10 Move Up 0x14 Move Right 0x18 Move Down 0x1C Move Left 0x48 Zoom In 0x49 Zoom Out 0x00 No Gesture

3.1.3 TD_STATUS

This register is the Touch Data status register.

Address	Bit Address	Register Name	Description
0x02	3:0	Number of touch points [3:0]	The detected point number, 1-2 is valid.
0x02	7:4	Reserved	

3.1.4 Pn_XH (n:1-2)

This register describes MSB of the X coordinate of the nth touch point and the corresponding event flag.

Address	Bit Address	Register Name	Description
0x03 ~	7:6	Event Flag	00b: Press Down 01b: Lift Up



0x09			10b: Contact 11b: No event
			110. NO EVEIL
	5:4		Reserved
	3:0	Touch X Position [11:8]	MSB of Touch X Position in pixels

3.1.5 Pn_XL (n:1-2)

This register describes LSB of the X coordinate of the nth touch point.

Address	Bit Address	Register Name	Description
0x04			
~	7:0	Touch X Position [7:0]	LSB of the Touch X Position in pixels
0x0A			_

3.1.6 Pn_YH (n:1-2)

This register describes MSB of the Y coordinate of the nth touch point and corresponding touch ID.

Address	Bit Address	Register Name	Description
0x05 ~	7:4	Touch ID[3:0]	Touch ID of Touch Point, this value is 0x0F when the ID is invalid
0x0B	3:0	Touch Y Position [11:8]	MSB of Touch Y Position in pixels

3.1.7 Pn_YL (n:1-2)

This register describes LSB of the Y coordinate of the nth touch point.

Address	Bit Address	Register Name	Description
0x06			
~	7:0	Touch Y Position [7:0]	LSB of the Touch Y Position in pixels
0x0C			

3.1.8 Pn_WEIGHT (n:1-2)

This register describes weight of the nth touch point.

Address	Bit Address	Register Name	Description
0x07			
~	7:0	Touch Weight[7:0]	Touch pressure value
0x0D			

3.1.9 Pn_MISC (n:1-2)

This register describes the miscellaneous information of the nth touch point.

Address	Bit Address	Register Name	Description
0x08			
~	7:4	Touch Area[3:0]	Touch area value
0x0E			

4. Communication between host and CTPM

4.1 Communication Contents

The data Host received from the CTPM through I²C interface are different depend on the configuration in Device Mode Register of the CTPM. Please refer to Section 3---CTPM Register Mapping.

4.2 I²C Example Code

The code is only for reference, if you want to learn more, please contact our FAE staff.

// I2C write bytes to device.

// Arguments: ucSlaveAdr - slave address

// ucSubAdr - sub address



```
//
             pBuf - pointer of buffer
//
             ucBufLen - length of buffer
void i2cBurstWriteBytes(BYTE ucSlaveAdr, BYTE ucSubAdr, BYTE *pBuf, BYTE ucBufLen)
    BYTE ucDummy; // loop dummy
    ucDummy = I2C_ACCESS_DUMMY_TIME;
    while(ucDummy--)
        if (i2c AccessStart(ucSlaveAdr, I2C WRITE) == FALSE)
            continue;
        if (i2c SendByte(ucSubAdr) == I2C_NON_ACKNOWLEDGE) // check non-acknowledge
            continue;
        while(ucBufLen--) // loop of writting data
        {
            i2c SendByte(*pBuf); // send byte
            pBuf++; // next byte pointer
        } // while
        break;
    } // while
    i2c_Stop();
}
// I2C read bytes from device.
// Arguments: ucSlaveAdr - slave address
//
             ucSubAdr - sub address
             pBuf - pointer of buffer
//
             ucBufLen - length of buffer
void i2cBurstReadBytes(BYTE ucSlaveAdr, BYTE ucSubAdr, BYTE *pBuf, BYTE ucBufLen)
{
    BYTE ucDummy; // loop dummy
    ucDummy = I2C_ACCESS_DUMMY_TIME;
    while(ucDummy--)
        if (i2c AccessStart(ucSlaveAdr, I2C_WRITE) == FALSE)
            continue;
        if (i2c SendByte(ucSubAdr) == I2C NON ACKNOWLEDGE) // check non-acknowledge
            continue;
        if (i2c_AccessStart(ucSlaveAdr, I2C_READ) == FALSE)
            continue;
```



```
while(ucBufLen--) // loop to burst read
            *pBuf = i2c ReceiveByte(ucBufLen); // receive byte
            pBuf++; // next byte pointer
        } // while
        break;
    } // while
    i2c_Stop();
}
// I2C read current bytes from device.
// Arguments: ucSlaveAdr - slave address
//
           pBuf - pointer of buffer
           ucBufLen - length of buffer
void i2cBurstCurrentBytes(BYTE ucSlaveAdr, BYTE *pBuf, BYTE ucBufLen)
    BYTE ucDummy; // loop dummy
    ucDummy = I2C_ACCESS_DUMMY_TIME;
    while(ucDummy--)
        if (i2c AccessStart(ucSlaveAdr, I2C READ) == FALSE)
            continue;
        while(ucBufLen--) // loop to burst read
            *pBuf = i2c_ReceiveByte(ucBufLen); // receive byte
            pBuf++; // next byte pointer
        } // while
        break;
    } // while
    i2c_Stop();
```

With collaboration of https://www.displayfuture.com