




① FCFS

② SRTF



$$T_s = 0.06 + \mu = 16.166$$


Average Service Time

P₁

P₂

⋮

P₂₀₀₀



something
with log

```
while (!end-wm) {
```

```
    event = get_event();
```

```
    clock = event.time;
```

```
    switch (event.type) {
```

```
        case ARR:
```

```
            process Arrival (    )
```

```
        case DEP:
```

```
            process Departure
```

```
Process_Arrival (time now, ...)
```

CPU idle

→ schedule_event(0cp)

else

put in P.Q.

schedule_event(Arr,...) ← next event

What is the event object

Event {

time

type-of-event

which-kind

pointer to the next event

}

Process Synchronization

- Control access to shared data (resource)
- Synchronization and coordination

counter = 4

P₀

counter ++

counter = 4

P₁

counter --

P_0
 $reg = counter;$ [1]
 $reg = reg + 1;$ [2]
 $counter = reg;$ [3]

P_i
 $reg = counter;$ [4]
 $reg = reg + 1;$ [5]
 $counter = reg;$ [6]

1 4 5 6 2 3 \rightarrow counter = 5

1 4 2 5 3 6 \rightarrow counter = 3

Race Condition

Multiple processes manipulate shared data, and the outcome depends on the order of execution

Critical Section Problem (CS)

Segment of code that manipulates shared data

* one process at a time inside the CS

P_0 or P_i

while (1) {

entry-point();

C.S.

solution

exit();
= Remainder section /

};

Requirements for any solution:

- 1 Mutual Exclusion
- 2 Bounded Waiting (No process stays waiting to enter)
- 3 Progress Only process interested in the critical section decide which one enters

How to control access to the C.S.?

1 Disable Interrupts

```
while (1) {  
    disable_interrupts();  
    C.S.  $\longrightarrow$  counter ++ / counter --  
    enable_interrupts();  
    R.S.  
}
```

local not on other CPU's

- > Only works on single CPU systems
- Degrade efficiency

2 Simple hardware instructions

- Atomic (Execute fully or not at all)

- Test and modify the contents, automatically as a single instruction

a Test And Set (Returns Boolean)

atomic {
 boolean Test And Set (Boolean *target)
 boolean rv = *target
 *target = TRUE;
 return rv;
}

Disable interrupts is faster due to 3 lines executing.

lock = False;

P do {
 while (Test And Set (*lock))
 // do nothing
 } Entry

C.S.

Lock = FALSE; Exit

P.S } while (1);

atomic TAS

atomic CAS