

ϵ TLB Search

$1 \mu s$ memory access

α : TLB hit ratio


If it's a hit

effective access time

$$\alpha [\epsilon + 1] + [1 - \alpha] (\epsilon + 2)$$



$$= \epsilon - \alpha + 2$$

Two-level Paging Example



Hence

Frame #



q is mapped into
page s



• TLB Entry will have a process
ID / shared

↑ Process has its
own hash table


32 bit address space
4kB

↓ Logical Address

CPU



Out of frame



$$2^{12} = 4k$$

