

Master's Thesis

Truls Asheim - truls@asheim.dk

A Domain Specific Language for Synchronous Message Exchange Networks

Supervisors: Brian Vinter and Kenneth Skovhede

May 2018

Abstract

Synchronous Message Exchange (SME) is a CSP-derived model for hardware designs implementing globally synchronous message passing. SME implementations currently exist for several general-purpose languages, some of which, are translatable to VHDL for subsequent implementation on hardware. A common SME language could reduce the duplication and feature disparity present in these independent implementations. This thesis introduces a domain-specific language for implementing SME designs. It is usable both as a primary implementation language for SME models and as an intermediate target for general-purpose languages. We describe the language, its implementation and its features. Furthermore, we explain the specific requirements for a language within this domain. Finally, we evaluate the language through a number of simple, but realistic, hardware designs by showing how they may be implemented and tested.

Contents

Co	Contents										
1	Intro	oduction	1								
	1.1	Motivations for a SME DSL	3								
	1.2	Limitations	4								
	1.3	Contributions	4								
	1.4	Notation and Definitions	4								
2	Sync	Synchronous Message Exchange									
	2.1	The Beginnings	5								
	2.2	The Model	6								
	2.3	Implementations	7								
3	Hard	dware Description Languages	11								
4	The SME Implementation Language										
	4.1	Guiding Principles	12								
	4.2	Language reference	13								
	4.3	Type System	22								
	4.4	Scoping rules	25								
	4.5	Name resolution	25								
	4.6	A Small Example	25								
5	Co-S	Simulation	27								
	5.1	The API	27								
	5.2	API Reference	28								
	5.3	Co-simulation using PySME	30								
	5.4	Typing Networks Through Simulation	30								
	5.5	Alternative Approaches	31								
6	Code Generation 33										
	6.1	Code transformations	33								
7	LIBSME design and implementation										
	7.1	Methods of interaction	35								

	7.2	An overview	35						
	7.3	Runtime Representation of SMEIL	38						
	7.4	Design philosophy	38						
8	Eval	uation	39						
	8.1	SMEIL as an intermediate language	39						
	8.2	7-Segment Display	39						
	8.3	ColorBin	40						
	8.4	High-frequency trading chip	42						
	8.5	MD5 bruteforcer	43						
	8.6	Performance	45						
9	Disc	Discussion 4							
	9.1	Completeness of SMEIL in relation to SME	47						
	9.2	Relation with other HDLs	47						
	9.3		47						
	9.4	Comparison with "state-of-the-art" SME	47						
	9.5	Target Language Support	47						
10	Con	clusions	49						
	10.1	Related Work	49						
	10.2	Future Work	50						
D:1	oliogr	on by	52						

Abbrevations

DSL Domain-specific Language. 10

HDL Hardware Description Language. 6, 10

IL Intermediate Language. 34

SLOC Source Lines Of Code. 7

SME Synchronous Message Exchange. 10

SMEIL SME Implementation Language. 10, 11

VHDL VSIC Hardware Description Language. 6, 10, 34

Introduction

Special-purpose hardware has a wide range of different uses and can provide a significantly improved performance-to-watt ratio compared to GPGPUs and CPUs for many applications. Unfortunately, the prevalence of such hardware is limited, in part, by poor design tools. Traditional hardware design workflows utilize *Hardware Description Languages* (HDLs) such as VSIC Hardware Description Language (VHDL) or Verilog which require the programmer to specify the hardware design at a very low level. While this enables complete control over the resulting hardware, the productivity sacrifice is significant when compared to using general-purpose languages for writing software. Additionally, all aspects of a hardware design are often written in a HDL, including code for testing and verification. Traditional HDLs are fundamentally unfit for performing tasks commonly needed for simulating input for a design, such as reading and decoding an image file. Performing them are tedious at best and impossible at worst.

In the past few decades, there has been a significant interest in tools that improve the productivity of hardware design workflows. Vendors of reconfigurable hardware have focused primarily on *High-Level Synthesis* (HLS). These utilities transform algorithmic descriptions written in a general-purpose language to an HDL-description that can be implemented on hardware. The source languages for the most common HLS tools are C (e.g. Vivado HLS [34]) and OpenCL (e.g. Altera OpenCL [18]).

Hardware is inherently parallel, and utilizing this parallelism is imperative for achieving good performance. Therefore, efficiently transforming sequential C code to a hardware description requires inferring parallelism in a similar manner to, for example, OpenMP. To control the transformation, the programmer is required to add annotations to the C program. The quality and performance of the resulting hardware implementation depend greatly on the aptitude of the programmer to add these annotations correctly. This requires a deep understanding of the transformation process and the underlying architecture of the targeted hardware. The difficulties of creating autoparallelizing compilers for impure general-purpose languages are well-known [9, 11] in particular due to the challenges of resolving data dependencies. HLS utilities provide no revolutionary improvements in this regard and thus have a tendency to retain major sequential parts of the original program causing an inefficient hardware design.

Transforming OpenCL programs to hardware descriptions is a related scheme which is currently gaining popularity. This option seems more attractive as OpenCL is already an explicitly parallel language targeting heterogeneous computing platforms. However, OpenCL code needs to be tuned specifically to each target platform in order to achieve

1

optimal performance [12]. Most existing OpenCL programs are written with GPG-PUs in mind. Thus, these programs must be rewritten to perform optimally on FPGAs, again requiring heavy use of annotations. This reduces the portability and productivity advantages of OpenCL. Furthermore, the OpenCL computing model requires the presence of a host device which makes it unsuitable for creating completely independent hardware components.

To approach this problem from a different angle, the Synchronous Message Exchange (SME) model[31, 32] has been introduced previously. SME is similar to CSP [17], but replaces the asynchronous communication of CSP with globally synchronous message passing between processes driven by a hidden clock. This allows the programmer to be explicit about concurrency, using a model which closely resembles signal propagation in hardware. Thus, SME simplifies performance reasoning compared to the HLS approaches described above.

As the implementations of SME has advanced, it has been utilized to create several successful hardware designs which have been implemented on FPGAs. For example, a MIPS processor implemented in SME was successfully synthesized and implemented on an FPGA [20]. These achievements have motivated and encouraged the continuing development of the model and related utilities, although we do not claim that it has reached the level of maturity of the HLS approaches previously mentioned.

SME by itself is just a model, which is not tied to a specific programming language or implementation. Currently, libraries for implementing SME models exist for the general-purpose languages C++ [3], C# [28] and Python [7]. The latter two have codegeneration backends targeting VHDL. In practice, it has proven impossible to maintain feature parity between these independent implementations due to the code-duplication involved. This created a demand to unify the common backend components of these divergent code bases. To achieve this, a common intermediate language for SME networks was needed. Combining SME networks written in different source languages was also a desired feature. While we could feasibly introduce an interface allowing this between Python and C#, the number of required interfaces increase exponentially for every language added. Having a common intermediate language would make this integration simple.

This thesis introduces the SME Implementation Language (SMEIL, pron. "smile") and its accompanying implementation, LIBSME [5]. SMEIL is a specialized language, featuring a familiar C-like syntax and structural constructs which are deeply rooted in the SME model. Furthermore, it provides a type-system which is tailored for hardware-specific subtleties that are difficult to express in general-purpose languages without deviating from established paradigms. An explicit design goal of SMEIL is to allow a simple and straight-forward mapping of code structures commonly found in imperative general-purpose languages. For testing designs implemented in SMEIL, general-purpose languages are well suited since their full range of available libraries can be utilized. LIBSME provides a simple, language-independent, API allowing SME implementations written for general-purpose languages to communicate with SME networks written in SMEIL.

Although SMEIL was initially intended purely as an intermediate language target for existing SME implementations, the resulting language has additionally proven to be usable as an independent primary implementation language for SME models. The remainder of the thesis will primarily describe the language from this perspective. To show its use as an intermediate language, we have adapted our previous implementation of a Python SME to VHDL compiler [2] to output SMEIL instead of VHDL directly. This is discussed in Section 8.1.

1.1 Motivations for a SME DSL

Initially, we considered just creating a common Abstract Syntax Tree (AST) representation. This approach would focus on generalizing the existing ASTs already used internally by the PySME and C# SME to VHDL transformers. An advantage of this strategy is that it carries a smaller implementational burden compared to creating a dedicated language. However, no simple and established frameworks exist for formally specifying an AST in a language-neutral way. A representation without a corresponding concrete syntax would also be difficult to understand and reason about, making it hard to verify the correctness of the generated intermediate code.

At this point, the language had a concrete syntax of its own and fulfilled the original design goal of providing a direct mapping of constructs from common general-purpose languages. The reason for this design goal was to ensure that adding new SME frontends would be as simple as possible, relieving them of having to perform sophisticated transformations. Thus, SMEIL inevitably became an independent DSL suitable as a primary implementation language for SME models. Exploring the concept of an independent SME DSL is interesting for a number of reasons. In particular, A DSL allows concise and elegant expression of concepts present in the target domain—the domain-specific needs of hardware are not considered in the design of general-purpose software languages.

C# SME. Translating SME models written in C# is comparatively straight-forward since language properties can be statically specified and are enforced by the compiler. For example, if we declare a variable as being constant, we can be sure that its value will never change beyond its initial assignment and fixed-length arrays may be explicitly created as such. Likewise, when we declare a variable to be of a certain type, we can be sure that it will keep that type throughout the program. Being able to specify such restrictions is immensely useful as the transformation target (a hardware description), is also static. However, this also means that hardware-targeted SME models written in C# contains a lot of declarational "noise" required to confine the C# language to a feature set which is possible to implement on hardware. Since the C# syntax cannot be extended to natively declare SME elements, annotations are required to inform the SME runtime and translation system about how a C# object should be interpreted.

PySME. The situation is different for languages such as Python. The key selling point of Python is that it is a high-productivity language which is simple to use. It largely owes these attributes to the fact that it is a dynamic language. However, this makes it challenging to determine the static properties needed in a hardware description from a Python program without imposing a heavy annotational burden. Furthermore, building upon our C# example from before, ensuring that a Python variable retains its type throughout program execution require either sophisticated analyses or strong programmer discipline. Being able to provide such guarantees is a prerequisite for performing a semantically unchanged transformation. We base these assertions on our previous experience building a Python SME to VHDL compiler [7]. While we were able to transform SME networks written in Python to VHDL, the programmer could only use a narrow and strictly specified subset of Python in the hardware-targeted processes. The addition of unfamiliar features (annotations), and required re-learning of semantic assumptions, reduces the advantage of Python from the perspective of an experienced Python programmer. It is certainly possible to improve on our previous

attempt at transforming Python. However, this is a significant effort which does not directly contribute to the capabilities of SME as a hardware design utility.

The key advantage of writing SME models in a general-purpose language is that test-benches can utilize the full range of libraries available for that language. It is crucial that this advantage is maintained for SME networks written in SMEIL. We explain how this is achieved in Chapter 5 . A common objection towards DSLs is the requirement of learning a new and unfamiliar language. However, the SME model itself needs to be learned in any case and the additional overhead SMEIL imposes is minimal. From first-hand experience, a student of computer science familiar with CSP, but not SME, was able to start writing simple SMEIL programs after just a few hours of introduction.

Due to its origins as an intermediate language, its syntax is not the friendliest in the world. The syntax attempted to strike a balance between being simple to parse while not being completely unreadable for humans.

1.2 Limitations

This thesis does not discuss the low-level details of hardware design beyond a brief introduction to hardware design workflows. As previously mentioned, the feasibility of SME as a hardware design tool has already been established through previous successful implementations. The problems addressed in this thesis are purely related to the SME model and the results of our work does not alter the *fundamental* advantages and disadvantages of SME as a hardware design tool.

1.3 Contributions

We summarize the contributions of the thesis as follows

- We present a new language for implementing SME networks. The language is suitable both as a primary implementation language for SME networks and as an intermediate language for other SME implementations.
- We provide a way to test implementations written in the language using a cosimulation approach
- We provide a method in which the minimally required bit-widths of wires in the final design can be derived from the observed range of values assigned to them during simulation.

A shortened version of this thesis has been submitted for publication as

todo

1.4 Notation and Definitions

We frequently refer to hardware-design nomenclature: A *test-bench* is a piece of software used for testing a hardware model by providing input data and verifying its output. *Synthesis* is the process of transforming a hardware-model written in a HDL to an actual description which can be implemented on hardware. We will occasionally refer to "assigning a value". The "value" here may, unless specified otherwise, be any assignable SMEIL construct (either a variable or a bus channel).

Synchronous Message Exchange

In this chapter, we introduce the Synchronous Message Exchange model and briefly describe its origins, evolution, semantics and implementation. The design of SMEIL draws from the lessons learned throughout the, rather brief, time period in which SME has existed. Here, we try to convey these insights to the reader.

2.1 The Beginnings

The Synchronous Message Exchange was conceived based on the experiences of a masters thesis project [27] which attempted to transform a model vector processor to a hardware description. The vector processor was modeled with CSP using PyCP, a CSP library for Python. The initial experiences using CSP for modeling the processor were quite good: the process abstraction of CSP was well suited for representing the discrete components of a hardware design. They also concluded that the modularity originating from the *shared-nothing* (more on that later) property of CSP was advantageous: It allowed seamlessly interchanging fine- and course grained implementations of the same logical component.

The masters thesis project (mentioned above) which later attempted to convert the CSP model to an actual hardware description found the pure CSP approach less apt, revealing a fundamental discrepancy between the data propagation models of hardware




Figure 2.1: In order to enforce synchronous communication semantics on a simple CSP network, a large amount of additional complexity is needed. Figure from [32].

and of CSP. In CSP, a process is free to communicate whenever it wants while in digital hardware, all communication is driven forward synchronously by a clock. Thus, to accurately model hardware in CSP, this clock had to be emulated by adding a single clock process with broadcasting channels to every other process in the network. Backchannels also had to be inserted from every process in the network to the clock process such that it could be informed when a process had finished running. Furthermore, latch-processes had to be inserted into every channel going between processes. This was needed in order to ensure that values were not propagated in the middle of a clock cycle. The effect of adding these additional processes and channels is seen in Figure 2.1. Whenever the clock process emitted a signal, all processes in the network would run. When the processes had run, the latch processes ensured that values were propagated to the next process.

In the end, the thesis successfully managed to translate simple PyCSP networks to VivadoC, a language for HLS. Despite this, the conclusion of the thesis work was that, while CSP could be forced to adhere by globally synchronous semantics, the networks required to do so were prohibitively complex. Furthermore, only a small subset of the features of CSP was used in the hardware-targeted processes. Particularly, a concept central to CSP, external choice which allows a process to determine if it should run based on whether it received a message, was not found to be applicable to hardware designs. However, not all was bad: As concluded in the original vector-processor design work, the shared-nothing property of CSP proved useful as the state of the network could only be altered by processes communicating. This made it simple to compose networks by making multiple instances of the same process.

These experiences discarded the idea of using pure CSP as a hardware design tool, but lead to the conception of a derived model, SME, which maintained the concepts of CSP that were found beneficial while adding a new, globally synchronous, communication model. [32]

2.2 The Model

The key concept of the SME model is that introducing an implicit clock would eliminate the complexity of forcing CSP to adhere by globally synchronous message.

List properties

Implicit clock

••

SME components

Building on its CSP roots, the fundamental unit in an SME network is the *process*. Processes are connected through buses, from which networks are build. We use the name "bus" instead of "channel", which is used in CSP, to maintain a hardware analogy and clarify its semantic equivalences with a physical signal bus. Furthermore, a bus in SME generalize the concept of a wire

A bus in SME is equivalent to a collection of broadcasting channels. A bus

Execution Flow

The SME concept "clock cycle" (Figure 2.2) goes through two distinct phases.




Figure 2.2: Illustration of the SME concept of the clock cycle

Compute phase. All processes run during the compute phase. While the processes run, the values of the reading ends of buses are kept constant.

Bus propagation. The bus propagation phase copies all values from the read-end of a bus to the write end.

Each channel in a bus has a reading-end and a writing-end. During the compute phase of a cycle, the reading-ends of channels are kept constant. The writing end of a channel has a single-element overwrite buffer. The bus propagation phase copies all values from the reading-end to the writing end. Thus, values written in cycle c, will be read in cycle c+1.

An intuition

While describing the actions taken during an SME clock cycles is simple, gaining an intuition of value propagation governed by globally synchronous semantics is harder. We therefore show an example of a simple network, seen in Figure 2.3. We return to a slight variation of this example later, but for now, the network consist of two processes P_1 and P_2 and two buses connecting them, P_1 and P_2 . In this network, a value is passed around in a circular fashion. The P_1 and simply forwards the value it receives while the P_2 process increments it by 1. In Figure 2.4 we see the actual values read and written by every process for every iteration. Note that before very iteration, an implicit bus propagation is run, driving forward the bus values. The arrows denote the operation performed. A process can either write into or read from a bus. So, the operation $P_1 \rightarrow P_1$ means that P_1 writes to P_2 . The reading-ends of all buses initially start out as 0. Thus, in the first cycle, both processes reads the value. In the second cycle, we see the effect of the delayed data propagation: P_2 reads 0 again, even though it wrote 1 in the last iteration. The reason for this is that the 0 read now in cycle P_2 was written by P_2 in cycle P_2 reads 0 again, even though it wrote 1 in the last iteration.

2.3 Implementations

A number of different SME implementations exists

The purpose of all "model" SME implementation is to eventually generate a hardware description. The key advantage of SME is that a low-level hardware description may be generated form an SME network written in a high-level language. Furthermore, verification of the generated VHDL code is simplified since also a test-bench is generated. An overview of the process is shown in Figure 2.5. We show this, to give an





Figure 2.3: A simple SME network consisting of two processes. One simply forwards the received value while the other increments it by one.

op c	1	2	3	4	5	6	7	8	9
$P_1 \leftarrow b_1$ $P_1 \rightarrow b_2$ $P_2 \leftarrow b_2$ $P_2 \rightarrow b_1$	0	1	1	2	2	3	3	4	4
$P_1 \rightarrow b_2$	О	1	1	2	2	3	3	4	4
$P_2 \leftarrow b_2$	0	О	1	1	2	2	3	3	4
$P_2 \rightarrow b_1$	1	1	2	2	3	3	4	4	5

Figure 2.4: A table showing values read and written for every clock cycle of SME networks. Note that when we refer to a *trace* later, it is different from the table shown here. An SME trace file normally only contains the values of the reading ends of bus channels following every cycle.



 $\textbf{Figure 2.5:} \ \ A \ simplified \ overview \ of the \ steps \ taken \ by \ a \ SME \ implementation \ from$

understanding of what are the phases of a normal SME workflow. First, an SME implementation written in a general-purpose language is simulated, using a self-hosted simulator. A result of this simulation is a trace file containing the values of the readingends of buses for every cycle. The code is then translated to VHDL code and a test-bench for testing the generated code. The test-bench will, using the values of the trace file, cycle-for-cycle, test the generated code.

1st PySME

The initial implementation of SME was extremely simple: A mere 69 Source Lines Of Code (SLOC) of Python was all that was needed to create a library allowing Python programs to be written following the SME model. This implementation was, of course, quite rudimentary, however, it underlines a key advantage of the SME model. A person can both understand the model and write a simulator from scratch in less than a day.

Initially, SME was only used for simulation and prototyping of hardware designs. The completed prototypes were then manually translated to VHDL. This was a tedious process, but it showed that performing such a translation was viable and that implemeting. Automating this translation was then the next focus

2nd PySME

After an initial experience with the first version of PySME the SME model was updated [31] to include some changes that was deemed useful. The most noticeable change, was the abandonment of CSP-like single-value channels in favor of Buses as described above. As buses were implemented as active participants in the network (rather than just being an abstraction of process read/write ports), it was now possible to use the buses to save a trace of the values flowing through the network.

C# SME

Based on the new version of SME, a C# version of SME was also created. The primary change compared to previous SME implementations is that the C# version lacks a "Network"-like construct which is used purely for declaring the relations between entities. Instead of being explicitly defined, connections between a pair of processes was established if they reference the same bus. This model made it easier to compose networks compared to PySME which required that all buses and their use in connections had to be declared in a network block. However, a shortcoming of this approach was that it made building parameterized networks difficult. That is, one bus name in the code corresponded one-to-one with a bus in the SME network. This problem was fixed in a later version of C# SME by the introduction of *scopes* which allowed several instances of the same bus to exist as long as they were defined in different scopes.

In the design of SMEIL, we have drawn two conclusions from this. The first is, that requiring all buses and connections to be declared in one place quickly become difficult to understand. The other is, that it would be advantageous to create new bus instances along with new process instances as they often have a fixed relationship

3rd PySME

Based on the success of translating SME models written in C# to VHDL, a project was started to bring the same capability to the Python version of SME. The challenges of

deriving static code from a dynamic language were briefly mentioned in the introduction. Due to this, the previous PySME implementation was altered to require more explicit code. For example in the 2nd PySME, declaring a bus could be done simply show code by creating a field in a Network class. This made analyzing the code difficult, since the users intention was not clearly stated. Thus, an add method was added to the Network

Hardware Description Languages

. Give a brief overview of a hardware design workflow and give an overview of especially Write this VHDL as this is discussed here repeatedly.

The SME Implementation Language

In this section, we give an (informal) description of the SMEIL grammar and semantics.

Guiding Principles 4.1

As mentioned in the introduction, the initial design decisions of SME Implementation Language (SMEIL) were primarily driven by the goal of providing a straightforward mapping of constructs found in languages such as Python and C#. These two languages, in particular, were the initial focus since they already had Synchronous Message Exchange (SME) implementations with code generation backends for VHDL. Thus, the SME implementations were proven capable of more than just simulating simple SME networks. Furthermore, taking two imperative languages with different typing disciplines into consideration meant that SMEIL was less likely to adopt idiosyncrasies of either statically or dynamically typed languages. The body of SME code already existing for Python and C#, also meant that we could do more than just hypothesizing about how our SMEIL design choices would play out in real life. Furthermore, it allowed us to identify common use-patterns in order to help determining what should be in an intermediate language. This use-pattern based design process In the design of finish or rethe language, the primary emphasis is on making life easy for

move

Thus, the four guiding principles driving the initial design of the language were phrased as:

- Language independence. Since SME networks can be written in several different languages, SMEIL should have no elements which may only be represented in a certain
- Structural richness. A goal of the SME model is that the generated code should be readable and have a relationship with the original source code. Therefore, SMEIL should have rich constructs for specifying the structure of SME networks.
- Readability. Ensuring that the language has a readable and accessible representation aids debugging and makes it possible to understand For this reason, SMEIL has a human-readable concrete syntax.
- **Composibility.** The language should provide unrestricted composability to ensure that networks can be subdivided for optimal flexibility.

Principle of least astonishment. If you encounter a concept in SMEIL looking similar to something you've seen before; it probably is. As a continuation of the goal to ensure a straight-forward mapping of, for example. C#, the semantics of things which are not directly SME related are what you would expect. This principle applies everywhere in the language except for reading to and writing from bus channels. As these are features unique to SME, it is hard to give them a syntax which is convenient, while, at the same time, unrecognizable from features in other languages.

As we also alluded to in the introduction, the third principle on the list above, *Readability*, required SMEIL to have a human readable concrete syntax. However, very early on, we explored simply having an intermediate representation, using JSON as its encoding, for exchanging SMEIL programs between frontends and backends. However, aside from the goal of readability, the design of a representation having no concrete syntax also proved tedious since it was impossible to reason about "code" which did not have an intuitive representation.

4.2 Language reference

In this section, we describe the SMEIL language and its grammar from one end to another. Following this introduction, we look a small example to show how it all comes together. The grammar of SMEIL (in BNF format) is presented as fragments as we go along. Note that all the grammar fragments come together, so one fragment may refer to a production declared in another fragment. We have done our best to make sure that productions only refers to productions declared before them, not ahead, however, this was not always possible.

Modules

```
 \langle module \rangle & ::= \{ \langle import\text{-}stm \rangle \} \langle entity \rangle \\ \{ \langle entity \rangle \} \\ \\ \langle import \rangle & ::= \text{`import'} \langle import\text{-}name \rangle \langle qualified\text{-}specifier \rangle `; `\\ | \text{`from'} \langle import\text{-}name \rangle \\ \text{`import'} \langle ident \rangle \{ `, ` \langle ident \rangle \} \langle qualified\text{-}specifier \rangle `; `\\ \\ \langle import\text{-}name \rangle & ::= \langle ident \rangle \{ `, ` \langle ident \rangle \} \\ \\ \langle qualified\text{-}specifier \rangle & ::= \{ \text{`as'} \langle ident \rangle \} \\ \\ \langle entity \rangle & ::= \langle network \rangle \\ | \langle process \rangle
```

The fundamental unit in an SMEIL program is a module. Similarly to, e.g., Python, a module corresponds to a file. Unlike Python, only files can be modules and we don't provide a way to make a directory act as a module. ¹. Hierarchies of modules are built by including one or more entity defined in a foreign module. Allowing SMEIL programs to be separated among several files makes it simple to split implementations up into reusable components. A module contains import-statements and entities (described

 $^{^1}$ In Python, this is done by creating a $__$ init $__$.py file in a directory

next). The syntax and semantics of import statements, are equivalent to those of Python and will be familiar to an experienced Python programmer. The handling of modules in SMEIL is described further in .

Where is this?

As an alternative to the current module system, we considered a model simply based on source includes. The implementation of such a system would be similar to that of the C pre-processor, possibly with implicit include guards preventing a single file from being imported more than once. The primary problem with this approach,, despite being simpler to implement, is that include based "module" systems feel archaic and require the names of all modules to be unique. C-libraries gets around this by, as a convention, prefixing all function names with the name of the library, however this is not a very elegant solution.

The module system of SMEIL contributes towards the goal of creating reusable component libraries for SME.

Did we mention that this was a goal?

Entities

```
(network)
                                                                                                            ::= 'network' \( ident \) '(' [ \( params \) ] ')'
                                                                                                                                  '{' (network-decl) '}'
                                                                                                            ::= ['sync'|'async']'proc' (ident)
(process)
                                                                                                                                  '(' [ (params) ] ')' { declaration } '{' { (statement) } '}'
(network-decl)
                                                                                                            ::= (instance)
                                                                                                                                  ⟨bus-decl⟩
                                                                                                                                  (const-decl)
                                                                                                                                   (gen-decl)
(declaration)
                                                                                                             ::= \langle var-decl \rangle
                                                                                                                                  ⟨const-decl⟩
                                                                                                                                  ⟨bus-decl⟩
                                                                                                                                  (enum)
                                                                                                                                  \( function \)
                                                                                                                                  ⟨instance⟩
                                                                                                                                 (generate)
(param)
                                                                                                            ::= { '[' { \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) 
(params)
                                                                                                             ::= \langle param \rangle \{, \langle param \rangle \}
(direction)
                                                                                                            ::= 'in' (input signal)
                                                                                                                                  'out' (output signal)
                                                                                                                                 'const' (constant input value)
```

SMEIL programs are composed of two basic building blocks: process and network. Together, we refer to them as *entities*. Network entities may only contain declarations which are static at compile-time. Thus, the purpose of networks is purely to define relations between entities. Processes consist of a declarational part and a procedural part (the body). The declarational part defines all the variables and buses used in a process while the body is a collection of sequential statements which are evaluated once per clock cycle.

As a simplifying assumption, it is not possible to declare new variables inside the body of a process. All variables used in the body must therefore be declared ahead of use in the declarational part of the process. This restriction was made to simplify the implementation of the SMEIL compiler. We considered if this would unduly inconvenience users of SMEIL: For users of SMEIL as an intermediate language, the inconvenience is very slight since it is easy to gather all variables used in a code block and add declarations. Human users will be slightly more inconvenienced, however, they were not part of the original design considerations.

As can be seen from the grammar, networks may only contain static declarations. The reason for this is that the structure of an SME network must be static at compile time.

A related question to ask is, why make the distinction between networks and processes in the first place? After all, all declarations which are allowed in a network is also allowed in the declarational part of a process.

At the top level, modules consist of network- and process declarations.

Declarations

A well-formed SMEIL program must consist of one of each of the top-level constructs a process and a Network. One thing to note is that an *<expression>* occurring in declarations must be compile-time static. Furthermore, due to limitations of the current compiler implementation, they are in some cases limited to integers.

Variables and constants

```
\(\text{var-decl}\) \ \ \(\text{:= 'var' \langehalor ident}\rangehalor :: 'const-decl}\) \ \(\text{:= 'range' \langehalor expression}\rangehalor (to' \langehalor expression)\rangehalor (const-decl)\) \(\text{:= 'const' \langehalor ident}\rangle :: 'const' \langle ident\rangle :: 'const' \langle :
```

Variables and constants are what you would expect: Variables and constants. Constants are used for declaring named constant values, for instance

```
const secs_per_hour: uint = 3600;
```

Constants should always be declared with an unbounded type (see Section 4.3) as it allows for more accurate type unification. In fact, the compiler will emit a warning for constants declared with constrained types, such as u8.

Variables allow for defining process-local mutable values. A semantic variation compared to variables in general-purpose languages is that variables in SMEIL is that the state of a variable persists between clock cycles. In a way, they are similar to function-local static variables in C whose value persists between function calls. In addition to a type, variables may also take a specified range of values. For example, the following declarations

```
var seconds: uint range 0 to 59 = 0;
var seconds: u6 range 0 to 59 = 0;
var seconds: u6 = 0;
```

are all equivalent. The following declaration, on the other hand,

Why is this?

Why is this?

Explain the sync and async keywords

Explain that entities may be parameterized

Show examples of network and processes

```
var seconds: u4 range 0 to 59 = 0;
```

is rejected by the type checker since representing the number 59 requires more than 4 bits.

The assignment (= θ) of all of these declarations is the initial value of the variable. The range option was primarily added as a way to provide an intuitive way of specifying the expected range of a variable. However, a further use is described in Section 5.4. Currently, the given range is simply used to calculate the number of bits required to hold the value. Only the range given by the bit-size is enforced during simulation. This is to more closely mimic the resulting hardware implementation.

Enumerations

```
\langle enum \rangle ::= 'enum' \langle ident \rangle '{' \langle enum\text{-}field \rangle {',' \langle enum\text{-}field \rangle } '}' ';' \langle enum\text{-}field \rangle ::= \langle ident \rangle ['=' \langle integer \rangle]
```

Enumerations are a useful way of specifying closely associated named numerical constants. They are used in a number of a designs made with the C# SME library, for example, in the MIPS processor implementation [20] where the MIPS opcodes are defined in an enum. This improves code readability by referencing symbolic constants instead of numeric constants. Thus, to fulfill our goal of providing straightforward mappings from constructs commonly used in other SME implementations, enumerations were added to SMEIL.

Semantics are similar to other C-like languages. For example,

```
enum numbers {
  zero,
  three = 3,
  four,
  ten = 10
};
```

declares the enumeration numbers where the members are named in correspondence with their numeric values.

Bus declarations

```
\langle bus-decl\rangle \text{ ::= ['exposed'] ['unique'] 'bus' \langle ident\rangle \text{ '{' \langle bus-signal-decls\rangle '}';' \text{ bus-signal-decl\rangle [[',' \langle bus-signal-decl\rangle]} \text{ ::= \langle ident\rangle ':' \langle type\rangle ['=' \langle expression\rangle] [\langle range\rangle]';'}
```

The perhaps most interesting of the declarations mentioned here are buses. Buses in SME are used for communication between processes. They provide a collection of one or more channels, of varying types, which are assigned to processes as a single entity (i.e., all channels of a bus are connected at the same time). The cardinality of buses is unrestricted, meaning that they may form many-to-many relationships between processes. Thus, SME buses mirrors hardware buses, realized as physical wires, where many components may be connected to the same wire. As a consequence of

Write about how enums are typed as integers and the limitations originating thereof, maybe

this, a bus may only have a single *driver* (an entity sending a signal on the bus) per clock cycle, since otherwise, the signal read from the bus is *unresolved* (i.e., its value is undecidable).

A bus in SMEIL is declared using a bus block. For example

```
exposed bus pixel {
    r: u8;
    g: u8;
    b: u8;
};
```

declares a bus named pixel used for transmitting the pixels of an image separated into their red, green and blue color channels. It contains three individual channels named r, g and b each of which is typed as 8-bit unsigned integers. The exposed modifier signifies that the bus is used for external interactions, either through co-simulation (Chapter 5) or through the generated VHDL test bench (Chapter 6).

Similarly to variables, mentioned above, bus channels allow the specification of a range.

Another modifier for buses is the unique keyword. Unfortunately, it is not currently implemented. The intent behind this was to allow buses with multiple writers.

finish

Process instances

A powerful feature of SME is its ability to define compositions of reusable networks. In SMEIL, networks are constructed by instantiating entities and connecting them using buses. Possible ways of composing a network is subject to only a few restrictions.

It is often convenient to have several instances of the same process that are parameterized with different connections or different constant values. Therefore, both processes and networks have parameters which are set upon instantiation. Three types of parameters are supported: input- and output buses and constants. As seen, the instance statement is used to instantiate an entity with a specified set of parameters. An instance may optionally be given a name which can be used for referencing buses declared within the instantiated entity. Figure 4.1 shows three different ways that a network may be constructed through bus references. If an instance is unnamed (anonymous), connections between the instances can be made by referring to buses through their public names.

Several anonymous instances of an entity may exist within the same network. To avoid ambiguous networks, a scope may only contain a single anonymous instance of a particular entity. Figure 4.2 shows two network utilizing anonymous entity instances. They both attempt to create the same number of instances of each process, however, one makes two anonymous instantiations from the same process and is thus invalid.

```
proc A ()
                     proc A (in i)
                                          proc A (in i, out o)
bus b_a { chan: int; bus b_a { chan: int; }; o.chan = i.chan; }
\{ B.b\_b.chan =
                     {b_a.chan = i.chan; }
 b_a.chan; }
                                          network N ()
                     proc B (in i)
proc B ()
                     bus b_b { chan: int; } bus b_a { chan: int; }
bus b_b { chan: int; }{b_b.chan = i.chan; } bus b_b { chan: int; }
{ A.b_b.chan =
  b_a.chan; }
                     network N () {
                                            instance a of
                      instance a of
                                             A(b_a, b_b);
network N ()
                       A(b.b_a);
                                            instance b of
{ instance _ of A();
                    instance b of
                                            A(b_a, b_b);
  instance _ of B();
                       B(a.b_b);
```

(c) This network only contains

(a) A network created by (b) A network created using a single network taking both processes directly using buses processes taking their input bus its input and output buses as through their hierarchical as a parameter. The connec- parameters. The same network declarations.

tion between the two processes as in (a) and (b) is then built by is made by the network N.

passing bus references to two instances of A.

Figure 4.1: The three different networks shown here are equivalent and demonstrates different ways of connecting processes in SMEIL.

```
proc B () {}
proc C ()
    instance _ of B();
{}
network N {
    instance _ of B();
    instance _ of C();
}
proc B () {}
proc C ()
from proc B () {
    instance _ of B();
    instance _ of B();
    instance _ of C();
}
```

(a) Since the two anonymous instances (b) The duplicate anonymous inof process B are instantiated from dif- stances of B in N makes this network ferent entities, this network is valid. invalid.

Figure 4.2: Two networks showing a valid and invalid use (respectively) of anonymous entity instances.

When an entity is instantiated, a copy is created of all the resources declared within it. In particular, instantiating a process containing a bus will also create a new instance of that bus.

All well-formed SMEIL networks must contain a network declaration which is used as the top-level entity containing the exposed interfaces of the network. The top-level network is determined as follows: A graph is generated from the SMEIL network containing one node per entity and edges between entities that instantiate each other. The nodes of the graph are then topologically sorted and the head of the sorted list is the top-level entity of the network. We also ensure that the graph is acyclic as process instantiation cycles would expand indefinitely. Note that even though the connections of a network such as ADDONE is cyclic, its instantiation graph is not since a single network instantiates the two processes.

Generators

The generate statement represents the meta programming capabilities of SMEIL. Unfortunately, it is not yet supported by the current implementation. It is frequently desirable to create networks with

Critics could claim that the naming of this definition, which is inspired by VHDL, adds unnecessary bloat to the language. Instead, a for-loop could be used.

finish

Functions

Not implemented, but describe

Statements

```
(statement)

::= (name) '=' (expression) ';' (assignment)
| 'if' (' (condition) ')' '{' { (statement) } '}'
| { (elif-block) } [ (else-block) ]
| 'for' (ident) '=' (expression) 'to' (expression)
| '{' { (statement) } '}'
| 'while' (condition) '{' { (statement) } '}'
| 'switch' (expression)
| '{' (switch-case) { (switch-case) } [ 'default' '{' (statement) } { (statement) } '}' ]'}
| 'trace' (' (format-string) '{' ', ' (expr) '}')';'
| 'assert' (' (condition) '{' ', ' (string) '}')';'
| 'barrier';'
| 'break';'
| 'return' [ (expr) ] ';'
```

```
\(\langle switch-case \rangle \times \text{case' \(\langle expression \rangle \{\statement \rangle \}\)}\)
\(\langle elif-block \rangle \times \text{`elif'('\(\langle condition \rangle ')'\'\`\{\statement \rangle \}'\)}\)
\(\langle else-block \rangle \times \text{`else'\(\cappa \chi \{\statement \rangle \}'\)}\)
\(\langle format-string \rangle \times \text{`"'\(\statement \rangle \}'\)}\)
\(\langle format-string-part \rangle \times \text{`"'\(\chi \chi \)}\)
\(\langle format-string-part \rangle \times \text{`\(\chi \chi \chi \)}\)
\(\langle string-char \rangle \text{(placeholder string)} \\
\(\langle \text{string-char} \rangle \text{(normal string char)}\)
```

The semantics of statements in SMEIL corresponds to their counterparts in C-like languages. Thus, we will not devote a lot of attention to describing them here. A few things to note:

Assignments. In assignments, we make no distinction about what is being assigned. The same syntax is used whether buses or variables are being assigned. A common trait of HDLs is that they make a syntactic distinction between the two. VHDL, for example, uses := and <= for variables and signals respectively. In the design of SMEIL we concluded that there was no need for making this distinction: The compiler is always able to distinguish which kind of object is being assigned to based on the type that it was declared as.

Loops. for-loops have, unlike in C, a slightly simpler syntax. For example, the following,

```
for i = 1 to 10 {
   trace("{}", i);
}
```

iterates through the range 1-10 (inclusive).

Why is this?

Tracing and Asserting. The trace and assert statements of SMEIL respectively reports on the state of the network and enforces runtime constraints. A trace statement takes a string optionally containing replacement "holes" (similar to printf) followed by a number of arguments matching the number of holes. For example,

```
foo = 1; bar = 2;
    trace("foo {} bar {}", foo, bar);
will print
foo 1 bar 2
```

every time the process is executed.

Assertions are useful to specify invariants which must be maintained during program execution. In SMEIL, assert statements hold a condition and an optional message. When an assert statement is evaluated, the condition is checked, and program execution is halted if a condition is violated. If present, the message is printed as part of the assertion error message.

```
assert(i > 10, "i must always be greater than 10");
```

Switch statements. Switch statements have no implicit fallthrough. There are two reasons for this. The equivalent to a switch-statement in VHDL have no fallthrough-capabilities built in. Furthermore, implicit fallthrough is a misfeature of C. There are plans to eventually add *explicit* fallthroughs, although in order for this to be done, we need to find a way for representing them in VHDL.

General. Finally, curly-braces are always required. Making curly-braces optional in some circumstances, are a misfeature of C-like languages.

Expressions

```
⟨expression⟩
                       ::= \langle name \rangle
                            (literal)
                            ⟨expression⟩ ⟨bin-op⟩ ⟨expression⟩
                            ⟨un-op⟩ ⟨expression⟩
                            (name) '(' { (expression) } ')' (function call)
                            '('\(expression\)')'
⟨bin-op⟩
                       ::= '+' (addition)
                           '-' (subtraction)
                            '*' (multiplication)
                           '/' (division)
                            '%' (modulo)
                           '==' (equal)
                           '!=' (not equal)
                            '<<' (shift left)
                            '>>' (shift right)
                            '<' (less than)
                            '>' (greater than)
                            '<=' (greater than or equal)
                            '>=' (less than or equal)
                            '&' (bitwise-and)
                            '|' (bitwise-or)
                            '^' (bitwise-xor)
                            '&&' (logical conjunction)
                            '||' (logical disjunction)
                       ::= '-' (negation)
\langle un-op \rangle
                           '+' (identity)
                            '!' (logical negation)
                            '~' (bitwise-not)
```

The syntax of expressions the syntax and precedence rules (Table 4.1) are similar to those of C-like languages. Note that there is no notion of truthness (see Section 4.3) and logical operators (e.g. &&) therefore only accept boolean values. Relational operators (e.g. <=) returns a boolean value as there result.

do we need more?

Lexical elements

Shorten this or relate to other grammar

Precedence	Operators
О	+ - ! ~ (unary)
1	* / %
2	+ -
3	<<>>>
4	<><=>=
5	== !=
6	& ^
7	&&
8	

Table 4.1: Operator precedence of SMEIL

```
\langle type \rangle
                          ::= 'i' (integer) (signed integer)
                              'int' (arbitrary-width signed integer)
                              'u' (integer) (unsigned integer)
                              'uint' (arbitrary-width unsigned integer)
                               'f32' (single-precision floating point)
                              'f64' (double-precision floating point)
                               'bool' (boolean value)
                               '[' [ \(\langle expression\) ] ']' \(\langle type\) (array of type)
\langle literal \rangle
                          ::= \langle integer \rangle
                               (floating)
                              "'{ \(\langle char\rangle\) }"' (string literal)
                              '[' (integer) { ', ' (integer) } ']' (array literal)
                               't rue'
                               'false'
                          ::= \langle letter \rangle \{ (\langle letter \rangle | \langle num \rangle | `-' | `-') \} (identifier)
(ident)
\langle name \rangle
                          ::= \langle ident \rangle
                               (name) '.' (name) (hierarchical accessor)
                               ⟨name⟩ '[' ⟨array-index⟩ ']' (array element access)
                           :: '*' (wildcard)
(array-index)
                           (expression) (element index)
⟨integer⟩
                          ::= \(\((number\)\)\)\ \((decimal number\)
                               '0x' (hex-digit) (hex-digit) (hexadecimal number)
                               '00' (octal-digit) (hex-digit) (octal number)
(alpha-num)
                          ::= \langle alpha \rangle
```

4.3 Type System

SMEIL is a strongly, statically typed language with a simple type system that is checked at compile-time. The static nature of hardware means that we want a type system which is capable of enforcing as many static invariants as possible. There is no implicit type

Type a	Type b	Unifies to			
ia	i <i>b</i>	$i \max\{a, b\}$			
ua	ub	$u \max\{a, b\}$			
ia	ub	$i \max\{a, b\} + [a \le b]$			
ua	i b	$i \max\{a, b\} + [a \ge b]$			
uint	ia	i(a+1)			
uint	ua	u a			
int	ia	i a			
а	а	a			
othe	rwise	Τ			

Table 4.2: SMIL type unification rules. [P] are Iverson brackets: [P] = 1 if P is true

coercion except between signed and unsigned integers. Consequently, there is no notion of truthness and only expressions of boolean type can be used in conditionals. These restrictions are helpful for making sure that SMEIL is simple to transform to a wide variety of target languages; it is easy to transform a statically typed language to one which is dynamically typed, but not the other way around.

The primary feature which distinguishes the type systems of SMEIL and general-purpose languages is the support for bit-precise types. General-purpose languages target CPUs which has fixed-width registers and are typically unable to work with units of data smaller than a byte. When targeting custom hardware, we are free to define wires of exactly the width we need. In fact, determining the minimal width of a wire is a prerequisite for avoiding wasted space leading to a less efficient hardware implementation.

SMEIL supports integers constrained to a specific bit-length, unlimited-size integers, booleans, double and single precision floating point and string. Fixed-length arrays of these primitive types may also be created. Floating-point numbers are only there for completeness but are currently not supported in hardware-translations due to the spotty floating-point support in FPGAs (although this situation is improving). The naming scheme for types is simple and follows a predictable pattern. For integer types, the prefixes i and u refers to signed and unsigned integers respectively. A prefix is followed by a number determining the bit-length of the type. For example, i13 is a 13-bit signed integer. Unlimited-size integers are also supported (more on those in Section 5.4) and are denoted simply as int and uint. Finally, bool, f32 and f64 denotes booleans and single- and double-precision integers respectively.

The type checker of LIBSME determines the validity of types in an SMEIL program through a number of simple type unification rules (Table 4.2). For all non-integer types, the rules are simple: only identical truly types unify. For integer types with a constrained bit-length, the following rules apply: Two integer types with different bit-lengths are unified to the largest. Two types of different signedness are unified to a signed integer taking into account the added sign-bit. Types are enforced on assignment meaning that the following declarations are invalid:

```
const foo: i32 = 3;
var bar: u16 = foo;
```

since they assign foo, a 32-bit signed integer constant, to bar a 16-bit signed integer variable. However, the following declarations

Describe what SMEIL would look like as dynamically typed language

```
proc A (in b) {
                                proc A (in b) {
  trace("Coordinates: {}x{}",
                                trace("Coordinates: {}x{}",
        b.x, b.y);
                                        b.x, b.y);
proc B (in b) {
                                network N () {
  trace("Coordinates: {}x{}",
                                 bus coordsA {
        b.x, b.z);
                                    x: int;
                                    y: int;
network N () {
                                  bus coordsB {
  bus coords {
                                    x: int;
    x: int;
                                    z: int;
    y: int;
                                  };
  } ;
  instance _ of A(coords);
                                  instance a1 of A(coordsA);
  instance _ of B(coords);
                                  instance a2 of A(coordsB);
```

- (a) Process assigned an incompatible bus.
- **(b)** One process instantiated with two incompatible buses.

Figure 4.3: Two networks which are rejected by the bus shape unifier.

```
const foo: i32 = 3;
var bar: uint = foo;
```

are valid since i32 and uint unifies to i32.

We realize that this model has several limitations. In particular, unifying two differently sized types to the largest does not ensure that the result of a binary operation on two values will not overflow the result register. On the other hand, unifying types to sizes large enough that the result can not overflow often leads to a significant overestimation of required bit-widths. Likewise, binary operators which may produce a result smaller than either of its operands are not taken into account. It also does not consider the constness of values, which cause it to make wrong assumptions in some circumstances. However, if used correctly, our model for observationally derived types (see Section 5.4) will provide some assurance that an overflow will not happen. The justification of this model in its current form is that it is an improvement compared to the languages it replaces, such as VHDL. In actual usage, it has detected bugs. Still, the type system of SMEIL is an obvious target for future improvements.

Enforcing Bus Shapes

The type checker reduces buses to a representation consisting of channel names and their types. We refer to this as the bus *shape*. Two shapes unify if they have identical channel names and types. Since entities accept buses passed as parameters, we must make sure that no entity is instantiated with a bus that does not contain the expected channels. Figure 4.3 shows two processes that are both rejected by the bus shape unifier. In the program shown in Figure 4.3a a bus, coords, containing the channels x and y is assigned to two processes A and B. This is fine for process A since it expects a bus with those two channels. However, its assignment to process B results in a failure since it

expects a bus with channels x and z. In the other example, shown in fig. 4.3b, a process A is instantiated twice with two buses coordsA and coordsB containing differently named channels. This fails because the shapes of the buses cannot be unified.

Enforcing bus directionality

We also make sure that bus directionality is enforced. Buses passed as parameters are explicitly declared as being used for either input or output. It is not possible to explicitly specify the directionality of a bus declared within a process. Such buses are designated as either input or output based on their first use. If contradicting bus uses are encountered (e.g. reading from an output bus), an error is raised.

The same mechanism which enforces directionality also checks if variables are used. Warnings are emitted for unused variables as these may be an indication of subtle bugs in the program.

4.4 Scoping rules

All declarations are private and may only be used within entity where they are declared. The exception to this is buses which, as seen in the previous section, constitutes the public interface of an entity, used for establishing communication between two entities. Since variables may only be declared in the declarational part of a process The scoping rules for SMEIL are as follows:

Modules. All top-level declarations (modules and networks) are public and may be imported by other modules.

Networks. Elements (constants, instances) declared within a network are private to that network.

Processes. Variables and constants are private to the process that they are declared in. Buses and enums can be accessed through their instance.

for-loops. The counter variable of for-loop may not be declared prior loop entry and leaves the scope when the loop exits.

Buses. Buses can be accessed through their instances (See ??). References to buses from the process they are declared in

4.5 Name resolution

Simple names (e.g. foo) are resolved from their local scope. C Names are resolved in scopes with ascending order, that is, declarations in the scope nearest to the resolvable name are considered first. Declarations in the inner scope shadow declarations made in outer scopes. For example,

4.6 A Small Example

Before closing this chapter, let us show an example of a small, but complete example of an SME network implemented in SMEIL to give a feel of the language and show how everything fit together. The ADDONE network, illustrated in Figure 4.4 to give a feel of the language and illustrate the basic syntax. The network consists of two processes and




Figure 4.4: A simple SME network consisting of two processes. One simply forwards the received value while the other increments it by a constant. The names of the processes and buses corresponds with the names in Figure 4.5

```
proc id(in inbus)
                                 proc incr_const(in inbus, const val)
  bus idout {
                                    bus plusout {
    val: int;
                                       val: int;
  };
                                    };
  var it: uint = 0;
                                    plusout.val = inbus.val + val;
  idout.val = inbus.val;
  trace("Iteration: {} Value: {}",
    inbus.val, it);
                                 network incr() {
  it = it + 1;
                                    instance plusone_inst of
                                      plusone(id_inst.idout, val: 10);
                                    instance id_inst of
                                      id(plusone_inst.plusout);
```

Figure 4.5: An example program written in SMEIL.

two buses. One process, labeled "=" simply passes along the value received while the other process increments it by a constant value passed as a parameter. The source code for the example is shown in Figure 4.5.

Each of the two processes is declared using a proc block. Immediately following, are the declarations belonging to the processes. In this case, both of the processes declares the bus used for sending their output values. Both processes are also parameterized by a bus on which they receive their input values. The incr_const process takes an additional parameter which is a constant value added to the input value. The curly-braces in a process contain the statements constituting its procedural parts, that is, the actions that are performed when the process is executed during a clock cycle. The network incr instantiates the two processes and connects the output one to the input of the other. Furthermore, for the instance plusone_inst the constant val parameter is also set, making the incr_const process 1add 10 to the value it receives every time its run. Declarations may be given in any order, allowing the mutually dependent process instantiations in the incr network.

Co-Simulation

Without a method for interacting with other languages, SMEIL would not be very useful. The simplicity of SMEIL can be attributed to its narrow scope: it is only intended as a hardware modeling language and not for writing test-benches. For this, the full power of a general-purpose language is needed as the test-code can be written without hardware-related considerations and using all available libraries. For example, a test-bench may read an image from disk or visualize the results of a simulation. Extending SMEIL to be able to perform such tasks is a substantial undertaking that does not further its *raison d'être* as a hardware-modeling language. Co-simulation [25] is the process of two separate entities (in this case two SME networks) which communicates through plumbing transparently established by the SME libraries.

For performing co-simulation with SMEIL, we expose a C API from LIBSME. The API is intended to be used by SME implementations for general-purpose languages. We have extended the PySME library [6] with support for this API enabling seamless interaction between SME networks written in Python and SMEIL. In practice, extending the PySME library was quite straight-forward and required less than a day of implementation work by a person with expert knowledge of both code-bases. We expect that a similar effort is required to extend other SME implementations (such as C# SME and C++ SME).

5.1 The API

There are three aspects to the API: Firstly it provides a way to enumerate the buses exported from a SMEIL model. Secondly, it provides calls for reading to- and writing from bus channels and driving forward the simulation. Finally, it offers calls for ordering the production of output, such as VHDL code generation.

When this API is used LIBSME operates as a "puppet", being controlled by the calling program (the "puppeteer"). Only buses declared with the exposed modifier in SMEIL are accessible through the LIBSME API. The calling library drives forward the simulation by calling a function for ticking the clock and reading writing from/to the exposed buses of a SMEIL program. In the following section, we give a detailed introduction to the API.

This approach is conceptually similar to the Verilog Procedural Interface (VPI) [13] which is used for interfacing with Verilog and VHDL simulators. However, a big advantage of the SMEIL approach is that SME is used on both sides of the co-simulation.

```
proc plusone(in inbus, const val)
                                              from sme import *
    exposed bus plusout {
       val: i32;
                                              class Id(SimulationProcess):
    };
                                                def setup(self, ins, outs, result):
{
                                                  self.map_outs(outs, "out")
    plusout.val = inbus.val + val;
                                                  self.map_ins(ins, "inp")
                                                def run(self):
network plusone_net() {
                                                  result[0] = self.out["val"]
    exposed bus idout {
                                                  self.out["val"] = self.inp["val"]
        valid: bool;
        val: i32;
                                              @extends("addone.sme", ["-t trace.csv"])
                                              class AddOne(Network):
    };
                                                def wire(self, result):
                                                  plus_out = ExternalBus("plusout")
    instance plusone_inst of
        plusone(idout, 1);
                                                  id_out = ExternalBus("idout")
}
                                                  p = Id("Id", [plus_out],
                                                    [id_out], result)
       (a) The SMEIL code in addone.sme.
                                                  self.add(plus_out)
                                                  self.add(id_out)
                                                  self.add(p)
                                              if __name__ == "__main__":
                                                sme = SME()
                                                result = [0]
                                                sme.network = AddOne("", "AddOne",
                                                           result)
                                                sme.network.clock(100)
                                                print("Final result was ", result[0])
```

(b) The corresponding Python code.

Figure 5.1: Example code showing interaction between SMEIL (left) and PySME (right).

Hence, both the functional and verification parts of the network act as a single unified entity. Thus, the programmer does not need to consider integrating different abstract interfaces.

5.2 API Reference

This section documents the public API of the co-simulation interface of LIBSME

```
typedef enum Type {
                                   int len;
                                   int alloc_size;
  SME_INT,
  SME_UINT,
                                   int negative;
  SME_FLOAT,
                                   char* num;
  SME_DOUBLE,
                                 } SMEInt;
  SME_BOOL
} Type;
                                 typedef struct Value {
                                   Type type;
typedef struct SMEInt {
                                   union {
```

finish. Actually explain things. Brian: Should this be here?

```
bool boolean;
   SMEInt* integer;
intmax_t native_int;
                                typedef struct ChannelRef {
                                  char* bus_name;
   uintmax_t native_uint;
                                  char* chan_name;
   double f64;
                                  Type type;
   float f32;
                                   Value* read_ptr;
  } value;
                                   Value* write_ptr;
} Value;
                                 } ChannelRef;
typedef struct ChannelVals {          typedef struct BusMap {
  Value* read_ptr;
                                   int len;
                                   ChannelRef** chans;
  Value* write_ptr;
} ChannelVals;
                                  } BusMap;
```

SmeCtx* sme_init()

Initializes and returns the SME library context.

bool sme_open_file(SmeCtx* ctx, const char* file, int argv, char** argc);
 Loads an SMEIL file, while applying the supplied arguments to libsme.

bool sme_has_failed(SmeCtx* ctx);

Returns true if an operation within the libsme library failed.

char* sme_get_error_buffer(SmeCtx* ctx);

Returns a string containing the error message emitted by libsme. The memory pointed to may not be freed except by calling the sme_free function.

void sme_free(SmeCtx* ctx);

Frees the SME library context and related resources.

bool sme_tick(SmeCtx* ctx);

Ticks the clock of an SME simulation synchronously. When this function returns, all processes defined within libsme will have run and written to their buses

bool sme_propagate(SmeCtx* ctx);

Propagates the values of both internal and external facing buses defined in libsme. Run this function before the clock is advanced (by calling sme_tick) in the simulation loop and it should be run together with any bus propagations that need to be performed by the calling code. When this function returns, the values of all buses defined within libsme have been propagated.

void sme_integer_resize(SMEInt* num, int len);

When manipulating values of type SMEInt (arbitrary-size integers) the sme_resize_integer function will make sure that the memory pointed to by Value.value is large enough to hold the number that you intend to store. The function takes a pointer to the SMEInt structure and a parameter len which is the size of the number to be stored in base 256. This function must be called before every direct manipulation of SMEInt.num. For a safer interface, see sme_store_integer and sme i

void sme_integer_store(SMEInt* num, int len, const char val[]);

Stores the base-256 representation of an integer in an SMEInt.

void sme_set_sign(SMEInt* num, int sign);

Sets the sign of an SMEInt. Possible values for sign are o meaning the number is positive and 1 for a negative value.

BusMap* sme_get_busmap(SmeCtx* ctx);

Returns a pointer to a BusMap structure containing the exposed buses of the SME network. This function is intended to be used by implementers of libsme to generate internal representations of their SME buses. It is the caller responsibility to free the memory returned by the function by calling sme_free_busmap.

void sme_free_busmap(BusMap* bm);

Frees a BusMap structure allocated by sme_get_busmap

5.3 Co-simulation using PySME

As an example. we revisit our trivial PLUSONE network from before, this time implementing one half of it in Python seen in Figure 5.1. The @extends decorator is all that is needed to make the buses exposed from the SMEIL network available for the Python program. Behind the scenes, LIBSME is loaded and the addone. sme file is parsed, typechecked and the LIBSME SMEIL simulator is initialized. A SMEIL-defined bus is referenced from PySME by creating an ExternalBus, providing the name of a bus as its parameter. The semantics of an ExternalBus is identical to those of a bus defined within Python. Any SMEIL type may be passed along a bus. Integers are encoded in base-256 as a sequence of bytes, allowing arbitrarily-sized integers to be used between co-simulated entities.

When this program is run, the PySME library calls the LIBSME library for every cycle to stepwise progress the simulation. During the simulation LIBSME may, if asked to do so, record a trace of the communication taking place over the buses to a file. This trace file is then later used as the data source for the VHDL test bench which is used to verify the generated VHDL code.

This is a highly flexible model as co-simulation is enabled with minimal intrusion on existing PySME code. For example, should LIBSME be extended with a high-performance simulation backend for SMEIL, existing programs can take advantage of this without modifications. The implementation of LIBSME may even be replaced entirely, as long as the current API is maintained. Furthermore, it also facilitates an incremental design strategy, where a Python prototype can gradually be rewritten in SMEIL.

5.4 Typing Networks Through Simulation

In order to translate SMEIL to a hardware description, we require that all types in the program are constrained to a specific bit-width. However, it is often hard to know the optimal bit-width of a value in advance. In particular, this applies to internal variables whose values are derived from external inputs. To address this, LIBSME provides a method for re-typing a SMEIL program based on values observed during simulation.

When the simulation is concluded, the observed value ranges are converted to sufficiently large SMEIL types. The types and observed ranges are then spliced into the SMEIL AST and the re-typed program is then passed through the type checker. This ensures that constraints originating from fixed-size types in the original program are not violated. This process is illustrated in Figure 5.2 which shows how observationally derived types are spliced into an existing program. Figure 5.2c shows the violation of an

Why do we only have this restricted notion of dynamic typing. Why no completely variable types?

```
proc A ()
                         proc A ()
                                                  proc A ()
bus b {
                          bus b {
                                                   bus b {
 chan: int;
                           chan: i5 range 0 to 29; chan: i15 range 0 to 30717;
 };
                                                   } ;
 var c: i10;
                          var c: i10;
                                                   var c: i10;
                                                  {
   = b.chan;
                          c = b.chan;
                                                   c = b.chan;
(a) Unconstrained types.
                               (b) Valid.
                                                       (c) Invalid.
```

Figure 5.2: Shows a process entering the simulator with an unconstrained type (a) and examples of two possible resulting programs (b, c). The type changing between the examples is underlined.

existing constraint in the program. Since the value c has the fixed-sized type i10, the program will no longer be valid if b. chan observes values that are 15-bit long. A configuration flag --no-strict-type-bounds overrides this behavior by considering all types as unbounded (i.e., i10 is considered identical to int).

As seen, it is possible to mix types with bounded and unbounded bit-widths, This is useful as we often know the range of external buses. Determining the ranges of values that derives from those buses are not always as easy. Therefore, we can let all internal buses and variables of a program be typed based on observed values while fixing external buses to a specific size. The type system of SMEIL will then enforce that we do not assign a larger dynamically determined value to a smaller fixed external value.

This feature can only be used safely if the following conditions apply: 1) All values deriving from input stimuli must increase monotonically with the value of the input and 2) the testing code must ensure that the whole possible range of input stimuli is exhausted by test benches.

To allow easy visualization of the types derived from value observations without having to examine the generated source code, LIBSME is able to display the SMEIL program with the modified types in place.

A limitation of the current implementation is that SMEIL buses are referenced by their bare name, rather than in relation to their position in the instance hierarchy. In SMEIL, it is perfectly valid to have multiple buses by the same name as long as are not declared in the same scope. However, having several exposed buses by the same name and referencing them through the co-simulation API currently results in undefined behavior. LIBSME should be modified to either disallow multiple exposed buses globally, or better, to export buses through the API using hierarchical names. The latter is already being done by the VHDL code generator.

5.5 Alternative Approaches

We considered a couple of alternative approaches before settling on this final design. As written in the introduction to this chapter, co-simulation was introduced as a method for providing external test inputs to SMEIL programs. Instead of adding the API for performing co-simulation, we could simply require that all SMEIL programs requiring external inputs would take these inputs from a CSV file from the simulation of an equivalent SME network. In this scenario, the starting point would be a complete

SME network implemented in, for example, PySME. By simulating this model, a trace file containing a recording of values sent over buses would be generated. Then, the hardware-targeted processes of the PySME model would be translated to SMEIL and the recorded tracefile could be used for providing input to the SMIEL model.

. Implementing this model would be simpler, but it would only support the usage of SMEIL as an intermediate language and not as a primary implementation language: in order to generate the required trace file, a complete implementation of the network in a single language is required. Furthermore. the co-simulation model delegates the responsibility of generating the trace-file to LIBSME. Since LIBSME also responsible for generating the final VHDL code, this makes it simpler to ensure that names and ordering of fields in the CSV file matches those expected by the generated VHDL test bench. If the trace file was generated externally, it would also prevent changing the LIBSME implementation in a way which altered the naming and/or ordering in the CSV files. Thus, tje co-simulation model is advantageous even when SMEIL is used as an Intermediate Language (IL).

The second consideration made was how to actually expose the API. As an alternative to the current C-style API, a web-based REST-style API was also considered. In this scenario, LIBSME would contain a web-server which would listen to requests from a client library and add accordingly. The advantage of this approach would be that web-APIs are more ubiquitous that C-style API, and thus, they may be able to support a wider range of clients. On the other hand, we were concerned with the performance of such an approach as issuing an HTTP request carries a significantly higher overhead than performing a platform level C-call. Another concern with the currently chosen approach was whether it was sufficiently platform neutral. However, we feel reasonably confident that the current approach is supported on all major platforms although Linux has only been tested.

Why would this be a problem?

Code Generation

SMEIL compiles to clean and readable VHDL code which is amenable to manual modifications, should this be desired. The code may be executed using a VHDL simulator or passed to FPGA vendor tools for synthesis and subsequent hardware-implementation. The generated code is a cycle-accurate representation of the original SMEIL network.

6.1 Code transformations

In the f

The fundamental structure of the SMEIL code is preserved in the generated VHDL. One VHDL entity is generated per SMEIL entity and the body a SME process is transformed to a sequential process in VHDL. For each of these processes, we also generate code for performing an asynchronous reset of all variables and outgoing signals. The naming hierarchy of the original SMEIL is preserved, making it easy to identify from where a particular section of the VHDL code was generated.

For verifying the generated VHDL code, a test-bench is also generated. The test-bench is connected to the exposed buses of the SMEIL program. The CSV-trace file containing the values recorded during simulation is used by the VHDL test bench to drive inputs and verify outputs.

Alongside the generated code, a Makefile is generated which simplify building and testing the generated code using the GHDL VHDL simulator.

Integer types of SMEIL are represented in VHDL using the types provided by the standard ieee.numeric_std package. This package provides functions for performing signed and unsigned integer arithmetic with logic-vectors. For example, the types i4 and u12 are represented as signed (3 downto 0) and unsigned (11 downto 0) respectively. Arrays require the creation of a new type in VHDL. A type declaring a 10-element array of 5-bit signed integers ([10]i5 in SMEIL) is represented in VHDL as

```
type \[10]i5\ is array (0 to 9) of unsigned (4 downto 0);
```

These type declarations are stored in a separate package, sme_types.vhdl, which is shared between all entities of the design to avoid cluttering the generated code with duplicated declarations. SMEIL booleans are represented using the VHDL type boolean. As an alternative to this, a single std_logic type is commonly used. This type represents a wire in the hardware and is, therefore, able to have other states than just true or false. This may be useful in some circumstances.

Make more detailed or don't use a separate chapter.?

The actual code is generated using the language-vhdl-quote library [4] which provides quasiquoters [23] for building VHDL ASTs using the concrete VHDL syntax. The major advantage of this approach is that it minimizes the chance of generating syntactically invalid VHDL since syntax errors are caught during compilation of LIBSME. Furthermore, a complete VHDL AST is constructed containing the contents of each generated VHDL file. This AST is then pretty-printed, yeilding consistently formatted code which is difficult to achieve using more common techniques using string-based templates.

libsme design and implementation

7.1 Methods of interaction

SMEIL programs are run using the libsme library either through interaction with the C API of the library or by using the provided command line utility.

Direct code generation. A SMEIL program constitutes a complete description by itself provided that only size constrained types are used. Therefore, VHDL code can be generated directly from a SMEIL program without the intermediate simulation step present in the most common workflows. Some advantages are lost when using this mode, as no test bench is created and the generated VHDL code must be manually modified and connected to a clock source before it can be tested using a VHDL simulator.

Pure SMEIL simulation. This mode only applies to SMEIL networks which contain their own data generation process (see Section 8.2 for an example of such a network). SMEIL used like this is not very useful as it can only produce output through trace statements (??).

Co-simulation of SMEIL. The most common intended usage scenario for SMEIL is to use it together with an SME library for a general purpose language. We describe this concept in further details in the following section.

In the previous sections, we have described the individual parts of LIBSME without describing its combined data flow. Hence, we devote a section for that purpose here. An overview of the LIBSME library and its interactions is shown in Figure 7.1 and the individual steps are described below.

7.2 An overview

Parsing and Import Resolution

Regardless of how LIBSME is invoked (see Section 7.1) the SMEIL source is parsed and the resulting AST is passed through the import resolver. Here, the code is scanned for the presence of import statements. If any are found, the source files containing the imported modules are parsed in a recursive manner. The tree of imported modules is then flattened by renaming hierarchical references. This process seek to simplify the




Figure 7.1: Overviews of interactions with and data flow within LIBSME. The dashed lines denotes paths which are followed conditionally depending on which mode LIBSME is executed in.

subsequent phases of the compilation process as module hierarchies do not have to be considered. The renamings are tracked an passed on to the following stages so that a reverse mapping may be performed later, for example for error messages.

In more detailed terms, the algorithm for performing imports work as follows: A module import is handled through recursive descendant evaluation of imports where different information is passed on the outgoing and incoming edges of the module dependency graph. On forward edges, we pass the import "paramteres" of a module and on the backward edges we pass the renamed module. Every time something is passed on an incoming edge, it is folded (merge) into the code on that level. Before merging, all top-level names and references to those names are renamed such that there is no name-clashes with the code that the module is being merged into. During this process, we also ensure that all imported names actually exists and produce a error if they do not.

Merge this paragraph with the previous

Type Checking

The code is then passed through the type checker which enforce the typing rules described in Section 4.3. A single abstract representation of SMEIL is used throughout the compiler. This is sometimes inconvenient and code simplifications could be made if a simplified intermediate representation was used within the compiler. However, this disadvantage is offset by the ability to reconstruct the original source code with the spliced types. Furthermore, maintaining an unchanged representation of the original source code means that the generated code more closely corresponds to the source code.

The type checker makes two passes through the code.

• The first pass locates all entity definitions (processes and networks) and adds them to the top-level symbol table. For every entity found, the declarations of that entity are added to a local symbol table which is associated with the entity.

• The second pass performs type checking on all declarations and statements in the entities of the program. During this process, the individual AST-nodes are annotated with their types. Having such type information available throughout the AST is immensely useful for later passes, such as code generation and simulation.

Should there be an example here?

The two pass approach ensures that declarations can be given in any order. Requiring declarations to be made ahead-of-use would make the code in many of the examples shown throughout this thesis significantly more convoluted.

Analysis

The analysis phase examines the structure of a network. This is used for determining the top-level entity and for building the runtime representation used for simulation. From here, the AST may take two paths depending on the mode of invocation requested by the user. It is either passed on directly to the code generator or simulated. If the AST was already retyped by the simulator, it is passed directly to the code generator.

Simulation

Simulation is performed to test a design. During the simulation, the value ranges assigned to every variable and bus channel are tracked such that we can use them for constraining integer types. Furthermore, the values of external-facing buses are logged and used to construct the CSV trace file used by the generated VHDL test-bench. The simulator also performs accurate emulation of integer overflows. During simulation, if LIBSME is used for co-simulation, it will exchange the values of external-facing buses with another SME network. After simulation, the AST may either be passed directly to the code generator or, if new types were assigned, returned to the type checker.

Discuss why we only have external interfaces

Very early in the development of this project, we considered if implementing a simulator of SMEIL was even needed. After all, if used as an intermediate language, the SME simulation could be performed directly on the source and SMEIL could be used simply for the code generation part. In this scenario, the trace file used for the test bench would simply be passed along with the SMEIL intermediate code and used in the generated VHDL test code. However, we determined that without a simulator,

Code generation

The final stage, yielding the desired output, is the code generation phase which, as its name suggests, turns the typed and simulated SMEIL AST into VHDL code.

Reconstruction

If observation based typing was enabled, the simulator will have annotated the SMEIL AST with types based on the observed values. By reconstructing a structure resembling the original AST, reusing the stages of the compiler is simplified. Furthermore, the results of the retyping are shown to the user using nicely formatted concrete SMEIL syntax.

7.3 Runtime Representation of SMEIL

Since entities in SMEIL can be instantiated, there is not a one-to-one correspondence between the number of entity and bus declarations and the number of objects in the runtime representation. Here, we describe the algorithm used to go from program declaration to runtime objects.

finish

Describe the recursive algorithm used for creating a runtime representation of an SMEIL program.

7.4 Design philosophy

TODO: Discuss issues related to maintaining a single internal representation throughout the compiler which is reconstructable to the original concrete syntax.

The library itself comprises just short of 6000 SLOC of Haskell. Additionally, the wrapper module for holding the co-simulation state and neatly exposing the functions of the C-API is implemented in a module is \sim 500 SLOC of C. The VHDL parsing and quasiquotation library developed for use with this project consists of approximately 5500 SLOC of Haskell.

Evaluation

In this section, we first present an example of SMEIL used as an IL followed by four simple examples implemented in SMEIL: A model watch using a 7-segment display, the core of a trading chip, a process for binning colors based on intensity and finally an MD5 hash bruteforcer.

8.1 SMEIL as an intermediate language

We have made repeated references to the origins of SMEIL as a pure intermediate language IL and described how and why the scope of the language was widened to also include use as an independent implementation language. Despite this, SMEIL is still very much intended to be also usable as an IL. As it may be obvious at this point, the design, implementation and testing have mostly focused on its use as a primary implementation language, with the IL angle remaining in the background. Ideally, we would have a code generation backend for C# at this point, targeting SMEIL, since that is the most complete SME implementation. However, this was not possible within the available time-frame and in any case the implementation would need to be carried out by a third party — your present author is not sufficiently familiar with the C# SME framework to carry out the work himself. In the end, time had to be prioritized and the time required to show a functioning proof-of-concept using SMEIL as an intermediate language would have sacrificed significant parts of the co-simulation interface.

It is never ideal to leave loose ends, so to show that using SMEIL as an IL *can* be done we have adapted our previously implemented Python to VHDL compiler to generate SMEIL instead of generating VHDL directly. This translation is not yet fully automated, but we explain how it could be done here, and that doing it is in fact quite feasible.

As an example, we will show how the AllOps network is translated from PySME to SMEIL. This implementation was first presented in [7] and is used here unmodified.

Show the translation

8.2 7-Segment Display

The first example, implements a model of an old-fashioned digital watch displaying the current time using 6 7-segment digits. The layout is depicted in Figure 8.1. The timer process continuously increments a number, representing the number of seconds passed since turn-of-day, which is stored in the state of the process. For every cycle,

Motivate why these examples were picked in particular




Figure 8.1: Model digital watch using a 7-segment display. A timer keeps track of the number of seconds elapsed since midnight and several processes calculates and lights. ^a

the current number of seconds is emitted. This number is then broadcasted through a shared bus to a number of calculating processes which uses simple integer arithmetic to calculate the number of hours, minutes and seconds respectively. To better reflect an actual hardware implementation, encoder and decoder processes are inserted on the wire leading to the digit. They, respectively, encodes to and decodes from the bit-pattern used to light up parts of the 7-segment display.

For representing the current time during simulation, the decoder processes are connected to a process which prints the current time in a readable format. The code for the process, with elisions, is shown in Figure 8.2.

A real-world implementation of this design is simple to imagine: The timer process is replaced by an actual time-keeping device and the output of the encoder processes is connected directly to the 7-segment digits they drive. This network is implemented purely in SMEIL without depending on external processes for stimuli.

8.3 ColorBin

This network, named ColorBin (ported from the C# version in [29]), serially process the pixels in one or more images and categorize their intensity as low (closer to black), medium and high (closer to white). The generator reads images from the disk and separates each of their pixels into RGB components. The input bus also has a boolean

^a7-segment digit rendering based on "7 segment display labeled" (https://commons.wikimedia.org/wiki/File:7_segment_display_labeled.svg) by h2g2bob. CC BY-SA-3.o.

```
proc timer ()
                                     vals.d1 = digits[inval.d1];
  bus elapsed {
                                     vals.d2 = digits[inval.d2];
   secs: uint;
  const secs_per_day: uint = 8640proc decode (in inval)
  var cur: u17;
                                     bus vals {
                                       d1: uint;
  cur = (cur + 1) % secs_per_day;
                                       d2: uint;
  elapsed.secs = cur;
                                     };
                                     switch inval.d1 {
proc hrs (in time)
                                        case 0 {vals.d1 = 0; }
  bus vals {
                                        case 0x7E { vals.d1 = 0;}
    d1: uint;
                                        // [..]
                                        case 0x7B { vals.d1 = 9;}
    d2: uint;
                                        default { assert(false); }
  } ;
  const secs_per_hr: uint = 3600; }
  var cur: uint;
                                     //[..]
  cur = time.secs/secs_per_hr;
  vals.d1 = cur/10;
                                   proc disp (in val1, in val2, in val3) {
  vals.d2 = cur%10;
                                     trace("{}{}:{}{}:{}{}",
                                       val1.d1, val1.d2,
                                       val2.d1, val2.d2,
// [..]
                                       val3.d1, val3.d2);
proc encode (in inval)
  bus vals {
                                   network clock() {
    d1: uint;
                                     \quad \textbf{instance} \ \textbf{t} \quad \textbf{of} \ \texttt{timer();} \\
                                     instance h of hrs(t.elapsed);
    d2: uint;
  };
                                     instance ench of encode(h.vals);
  const digits: [10]uint =
                                     instance dech of decode(ench.vals);
    [0x7E, 0x30, 0x6D,
                                     // [..]
     0x79, 0x33, 0x5B,
                                     instance _ of disp(dech.vals,
     0x5F, 0x70, 0x7F,
                                                          decm.vals,
     0x7B];
                                                          decs.vals);
{
```

Figure 8.2: Code of the 7-segment digital watch network.




Figure 8.3: The process network of ColorBin.

```
proc collector (in image_input)
                                        counthigh = counthigh + 1;
  exposed bus bin_count_out {
                                      } elif (color > thresh_med) {
                                        countmed = countmed + 1;
    valid: bool;
    low: u32;
                                      } else {
    med: u32;
                                        countlow = countlow + 1;
    high: u32;
                                   }
  } ;
// [..]
                                   bin_count_out.low = countlow;
  if (image_input.valid) {
                                   bin_count_out.med = countmed;
    color = ((image_input.R * 299) bin_count_out.high = counthigh;
      (image_input.G * 587) +
                                   bin_count_out.valid =
      (image_input.B * 114)) / 1000; image_input.valid &&
                                     image_input.last_pixel;
    if (color > thresh_high) {
```

Figure 8.4: SMEIL source code for the collector process of the ColorBin network.

signal which is true along with the last pixel of each image. That way, the collector process (described next) can tell the images apart and reset its counters when a new image begins. The collector process examines each pixel, placing it in one of three intensity counters. When it receives the last-pixel token, it sends the stored values of the intensity counters to the collector process which then stores the pixel intensity counts for each image. The source code for the collector process is shown. The SMEIL source code is shown in Figure 8.4. The VHDL code generated for the process is shown in Figure 8.5. The mapping of names and structure from SMEIL to VHDL is clearly seen. As is the immense verbosity of VHDL.

8.4 High-frequency trading chip

We revisit an example from [7]. In high-frequency trading, a split-second decision needs to be made whether to buy, or sell, a stock. Reducing latency is paramount as you need to make transactions as fast as possible. This problem is, therefore, an interesting target for custom hardware as the intractable latencies induced by general-purpose hardware and software-implemented decision-making logic are avoided. The real-time value of a stock is passed through two calculator processes. Both calculate the exponential moving average of a stock, one using long decay and the other using short decay. The trading decision is based on detecting when the two averages cross. [21]

The network is shown in Figure 8.6 and the SMEIL source in Figure 8.7. The results of the two calculator processes described above is passed through the merge process which combines the long and short averages into a single bus. The core of the trader is written in SMEIL, while the processes providing input stimuli and data collections is written in Python as a PySME model. The input data is generated using a brownian bridge [15] which is a stochastic process commonly used as a realistic model for simulating stock price developments. The results are collected and visualized in a graph for easy verification.

In an actual trading chip, the data generator is replaced with actual stock prices arriving through a network interface and the plot is replaced by market transactions. Both the testing and verification processes leverage existing Python libraries. The brownian bridge generator is implemented using NumPy while the plot is made using matplotlib.

Implementing these test processes in VHDL would be a massive undertaking, With Python, it is quite simple.

8.5 MD5 bruteforcer

This example is a simplification of a bruteforcer of MD5-hashes developed to showcase the performance of FPGAs in comparison with CPUs and GPGPUs for a trivially parallelizable problem: Bruteforcing an MD5 hash. The layout of the network is shown in

```
entity collector is
  port (
    signal bin_count_out_valid: out boolean := false;
  signal bin_count_out_high: out unsigned (31 downto 0) := to_unsigned(0, 32);
  signal image_input_valid: in boolean;
  -- [..]
  signal image_input_B: in unsigned (7 downto 0);
  signal clk: in std_logic;
  signal rst: in std_logic);
end entity collector;
architecture rtl of collector is
begin
  process (clk, rst) is
    constant thresh_high: integer := 200;
    variable countlow: unsigned (31 downto 0) := to_unsigned(0, 32);
  begin
    if rst = '1' then
      bin_count_out_valid <= false;</pre>
      bin_count_out_low <= to_unsigned(0, 32);</pre>
      -- [..]
      countlow := to_unsigned(0, 32);
    elsif rising_edge(clk) then
      if image_input_valid then
        color := resize(((((((image_input_R *
                               to_unsigned(299, 10))) +
                             ((image_input_G * to_unsigned(587, 10)))) +
                            ((image_input_B * to_unsigned(114, 10))))) /
                         to_unsigned(1000, 10)),
color'length);
        if (color > thresh_high) then
          counthigh := resize((counthigh + to_unsigned(1, 32)),
                               counthigh'length);
        -- [...]
        end if;
      end if:
      bin_count_out_low <= resize(countlow, bin_count_out_low'length);</pre>
      -- [..]
```

Figure 8.5: The VHDL code generated from the SMEIL code shown in Figure 8.4.




Figure 8.6: The network of simpletrader.

```
sync proc calc (in data, const decay)else {
                                     res.valid = false;
 bus result {
   val: int;
   valid: bool;
 } ;
 var prev: int;
                                 network ewma () {
 const sub: uint = 1;
                                   const decays: [2]uint = [2, 3];
                                   exposed bus stream {
  if (data.valid) {
                                     val: int;
   result.valid = true;
                                     valid: bool;
   prev = (data.val >> decay) +
                                  } ;
      (prev >> decay) *
      ((1 << decay) - 1);
                                   exposed bus output {
    result.val = prev;
                                    short: int;
  } elif (!data.valid) {
                                    long: int;
   result.val = prev;
                                     valid: bool;
  } else {
                                   } ;
   result.valid = false;
  }
                                   instance short of calc
                                       (data: stream, decay: decays[0]);
                                   instance long of calc
sync proc merge (in long,
                                       (data: stream, decay: decays[1]);
                 in short, out res)in(stance _ of merge
  if (long.valid && short.valid) {
                                     (long: long.result,
                                        short: short.result,
    res.valid = true;
    res.long = long.val;
                                        res: output);
   res.short = short.val;
```

Figure 8.7: SMEIL source code for the trader core.



Figure 8.8: Structure of the MD5 bruteforcer network.

Figure 8.8. The generator iteratively emits all combinations of 8 ASCII printable characters as a string. This string is then passed to the hasher, calculating the MD5 sum of the string. In the verifier, the calculated hash is compared to a pre-calculated hash of the input string that we wish to find. The predictiveness of the input generator means that we can ensure that the search terminates quickly by choosing a target string close to the starting string. Hence, short runs can be chosen for testing and long runs for benchmarking.

A complete implementation of this example exists for several targets: CPUs parallelized with OpenMP, OpenCL for GPGPUs, Xilinx HLS and finally C# SME. Both the two latter implementations synthesizes and runs on FPGAs. A comparison of these implementations showed that while GPUs were superior in raw performance, the performance-per-watt ratio favored the FPGA significantly by more than an order of magnitude. Furthermore, the SME version is significantly more efficient than the Vivado HLS implementation, which relies on the concurrency inference discussed in the introduction.

This example mainly serves to show an SMEIL implementation of an SME model which has been synthesized to an FPGA. It also showcases an implementation a non-trivial algorithm (MD5) in SMEIL. In particular, the MD5 algorithm relies heavily on bit-shifting of 32-bit unsigned integers. Therefore, it depends on the correctness of the integer overflow emulation of the LIBSME simulator in order to produce the expected result. The shortened source code of the SMEIL process for calculating and MD5 hash is shown in Figure 8.9. The process receives the string that should be hashed through the bus passed as its input parameter. The calculated hash is then sent on the hashes bus which is read by the verification process.

8.6 Performance

The simulation performance of a hardware design tool is not essential as it does not have an impact on the resulting implementation. Nevertheless, a slow simulator can waste valuable developer time by inducing a long develop-compile-test cycle.

The current implementation of SMEIL is not written with performance in mind and leaves a lot of performance-related low-hanging fruits unpicked. Indeed, its naïve interpreter makes repeated traversals of the SMEIL AST and the interface between PySME and LIBSME relies on the very general and inefficient LIBFFI library. Lastly, Python itself is not cherished for its performance. It is therefore noteworthy that it still exceeds the performance of the VHDL simulator GHDL, which generates native code before simulating. The VHDL simulator of Xilinx Vivado, fails to complete the simulation due to memory exhaustion.

Simulating 352,686 cycles of the ColorBin (Section 8.3) network on an Intel Core i7 6700HQ CPU at 2.60GHz, requires 47 seconds using GHDL but only 30 seconds using LIBSME.

```
proc md5(in input)
                                  c = h2;
 bus hashes {
                                  d = h3;
   h0: u32;
   h1: u32;
                                for i = 0 to 63 {
   h2: u32;
                                  if (i < 16) {
   h3: u32;
                                    f = (b \& c) | ((~b) \& d);
                                    g = i;
   w0: u32;
                                   // [..]
   w1: u32;
                                  } else {
                                   f = c ^ (b | (~d));
  } ;
                                    g = (7 * i) % 16;
  const r: [64]uint = [
   [...]
    6, 10, 15, 21, 6, 10]
                                  tmp = d;
                                  d = c;
  const kk: [64]uint = [
                                  c = b;
    0xd76aa478, 0xe8c7b756
                                  x = a + f + kk[i] + w[g];
                                  c2 = r[i];
    [..]
    0xf7537e82, 0xbd3af235
                                  b = b + (((x) << (c2)) |
    ];
                                      ((x) >> (32 - (c2)));
                                   a = tmp;
// Variable declarations omitted }
                                 h0 = h0 + a;
 h0 = 0x67452301;
                                 // [..]
 // [..]
                                 h3 = h3 + d;
 w[0] = input.w0;
                                hashes.h0 = h0;
 w[1] = input.w1;
                                 // [..]
                                hashes.h3 = h3;
 w[2] = 128;
 w[14] = 64;
                                 hashes.w0 = w[0];
  a = h0;
                                 hashes.w1 = w[1];
  b = h1;
```

Figure 8.9: SMEIL source code for the MD5 hashing process.

Discussion

In the previous chapters, we have described a new language for representing SME networks, SMEIL and how its implementation fits into the greater whole . The questions rewrite that are left to answer now are, what have we achieved by doing so? Is SMEIL suitable for the current SME ecosystem, and finally,

Completeness of SMEIL in relation to SME

In this section, we try to provide some insight into whether the SMEIL procides a complete representation of the SME model. Let us first discuss what completeness means

Relation with other HDLs

Discuss how SME and specifically SMEIL relates to other similar "simple" hardware description languages.

Should this be here?

Related co-simulation approaches

Should this be here

Comparison with "state-of-the-art" SME

Write about: Internal buses: We have language support based on inference from usage, but not implemented. Arrays as busses

Target Language Support

We have currently only implemented a single language backend for SMEIL: VHDL. However, compiling SMEIL to other languages, such as C++ (see [29]) is also desirable. Furthermore, LIBSMEIS written with support for multiple target languages in mind, and the infrastructure to add another target language is in place, but unfortunately time constraints did not allow us to do it. Specifically in relation to other HDLs such as Verilog. Most new high-level HDLs is able to generate at lest VHDL and Verilog. SME is currently only translatable to VHDL, however, adding support for Verilog is entirely possible. To support this claim, we point to a) The large number of tools (e.g.))al-cite ready supporting both languages and b) numerous We have not assessed the practicality of transforming SMEIL to languages following other paradigms, such as functional languages or alternative hardware description languages. However, such languages is outside the scope of the thesis.

cite

Why do we think its simple to add another language?

Conclusions

10.1 Related Work

In addition to the HLS approaches mentioned in the introduction, several alternative hardware design modeling tools have been proposed both in the industry and in academia. Furthermore, a number of approaches to replace test benches written in traditional HDLs has been proposed.

MyHDL [19] is a Python-based HDL, essentially a DSL embedded in Python. It is intentionally implemented as a high-level version of traditional HDLs while enabling Python to be used for test-benches. Since it inherits its worldview from traditional HDLs, it has a different goal than SME which provides an abstraction through the SME model.

Cx [30] is a dedicated DSL for writing hardware designs. The Cx language has several similarities with SMEIL, for example, the type system. Like SME, it allows the programmer to explicitly control concurrency by building networks of processes. However, despite claims on its website, Cx is a proprietary language requiring a license for long-term use giving it a high barrier-of-entry.

 $C\lambda aSH$ [33] and Lava[10] are two Haskell based approaches with different philosophies: Lava is a Haskell design pattern (with several implementations e.g., [14]) for specifying composable circuits at the gate-level. The extremely low-level approach means that it is targeted towards replacing and formalizing certain low-level uses of HDLs rather than as a general high-level hardware modeling tool. $C\lambda aSH$, on the other hand, transforms a subset of high-level Haskell code to HDLs. This requires concurrency inference, but this is simpler to do for a purely functional language, such as Haskell, compared to an impure imperative language, such as C.

A more recent approach [1] also uses Haskell, but only as a host for an Embedded DSL. This EDSL translates to both VHDL and C, enabling the programmer to trivially change which parts of her program that runs on the CPU or the FPGA. The library automates setting up AXI interconnects between the CPU-part and the FPGA-part of the code. The advantage of this approach is that it enables simple hardware-software co-design. The primary disadvantage of this approach, is that the CPU code must also be written in the DSL. For many applications, this can be overly restrictive since reuse of existing code and common libraries is not possible.

CAPF [26], Pyrope [16] and Chisel [8] are HDLs which provide data-flow based design models. CAPF and Pyrope are independent languages while Chisel is an EDSL

in Scala. The data layouts that are good fits for these languages are also expressible using SME, albeit less elegantly. However, problems which are best represented as a sequential algorithm can be a poor fit for the data-flow paradigm.

The Coroutine Co-Simulation Test Bench (CoCoTB) [24] also implements a notion co-simulation between Hardware Descriptions and Python (A General-Purpose language). Using the Verilog Procedural Interface (VPI) which (despite the name) is implemented by both VHDL and Verilog simulators. This library presents a significant advantage over writing test benches exclusively in HDLs, however, the relative complexity of the VPI interface leaks into the CoCoTB interface, requiring a non-trivial amount of boilerplate code. Furthermore, it does not directly address the productivity issues associated with traditional HDLs and does not offer the unified simulation model used in SME.

10.2 Future Work

Other SME implementations, C# SME in particular (see e.g. [22]) have evolved in parallel with the development of SMEIL. Therefore, these are more comprehensive and support a wider range of features. Since SMEIL is, as previously mentioned, intended to serve as the only target language for SME, SMEIL should obviously be brought on-par with other existing SME implementations. In the present work, a substantial amount of compiler-infrastructure groundwork has been laid, making these improvements a natural continuation of future SMEIL developments.

As the primary target for SMEIL is hardware, VHDL is the only code generation backend currently implemented. However, we intend to provide a wide range of language backends [29] is another part of catching up with other SME implementations. For example, generating C++ code can make it possible to use SME programs with other software as a library and provide significantly faster simulation than the current interpretation-based approaches are able to offer.

All SME implementations currently target a single clock domain. Future efforts should be made towards supporting multiple clocks, running at different speeds.

In some cases, SMEIL offers an insufficient amount of control over the generated VHDL code or the generated code may simply be inefficient compared to hand-optimized VHDL code. For this, we should allow inlining VHDL inside SMEIL by adding language constructs to specify how SME buses should be connected to VHDL signals. The simulation of such mixed code can be performed by running VHDL parts in a VHDL simulator.

Hardware-software co-design is an area that is actively researched. The idea is that specialized hardware is designed in parallel with corresponding software such that each part of the design can be handled in either hardware or software depending on what is best suited. Such heterogeneous designs require code for setting up the communication between the hardware and software parts. SME is well suited for this and we should, therefore, try to develop a mechanism allowing communication between SME networks running on different devices where the actual generation of the communication interfaces is handled transparently.

The presented approach for automatically typing SMEIL networks based on observed input makes the assumption that the complete possible space of input values is explored by the testing stimuli. The downside of this approach is that this assumption may be hard to fulfill. To address this, the current approach could be augmented by integer range analysis for proving the observed ranges.

Conclusion

We have presented SMEIL, a DSL for implementing SME networks and demonstrated its practical use through several examples. Although we have focused on using it as a primary implementation language for SME networks, it is also usable as an intermediate language for other SME implementations. SMEIL is based on the structural components of the SME model and provides a high-level C-like syntax with constructs commonly found in general-purpose imperative languages. This is needed in order to ensure that SME networks implemented in general-purpose languages can be translated without requiring sophisticated transformations.

The type-system presented supports bit-precise types which is important for a hardware-targeted language. However, the requirement to specify a fixed bit-width for all types is sometimes impractical. Instead, arbitrary-length types may be specified which are then constrained based on values observed during simulation.

Simulation of SMEIL is performed in a manner which provides a cycle-accurate representation of the resulting hardware. During the simulation, a trace of channel communications is recorded. SMEIL compiles to readable VHDL code which can be used for a subsequent hardware implementation. Additionally, a test-bench is generated which can be used to verify the correctness of the generated code. The test-bench uses the trace recorded during simulation to allow continuous verification of the generated code even following manual refinement.

For testing SMEIL networks directly, an interface is provided for performing cosimulation with SME networks written in general-purpose languages. This approach proved highly successful in practice.

The presented language and its implementation does not yet provide the full featureset of other, more mature, SME implementations. In spite of this, we are optimistic about its future prospects, regardless of if these include use as an independent DSL or as a primary implementation language for SME.

Bibliography

[1] M. Aronsson and M. Sheeran. "Hardware software co-design in Haskell". In: Proceedings of the 10th ACM SIGPLAN International Symposium on Haskell. ACM. 2017, pp. 162-173 (cit. on p. 49). [2] T. Asheim. Almique source code. https://github.com/truls/almigue. [Online; accessed April 2018] (cit. on p. 2). [3] T. Asheim. Implementing High Performance Synchronous Message Exchange. Bachelor's Thesis. [4] T. Asheim. language-vhdl-quote source 2015 (cit. on p. 2). code. https://github.com/truls/almique. [Online; accessed April 2018] [5] T. Asheim. *LibSME* (cit. on p. 34). source code. https://github.com/truls/libsme. [Online; accessed April 2018] (cit. on p. 2). [6] T. Asheim. PySME source code. https://github.com/truls/pysme. [Online; accessed April 2018] (cit. on p. 27). [7] T. ASHEIM, K. SKOVHEDE, and B. VINTER. "VHDL Generation From Python Synchronous Message Exchange Networks". In: Proceedings of Communicating Process Architectures 2016 (2016) (cit. on pp. 2, 3, 39, 42).[8] J. Bachrach, H. Vo, B. Richards, Y. Lee, A. Waterman, R. Avižienis, J. Wawrzynek, and K. Asanović. "Chisel: constructing hardware in a scala embedded language". In: Proceedings of the 49th Annual Design Automation Conference. ACM. 2012, pp. 1216-1225 (cit. on p. 49). [9] U. Banerjee. Data dependence in ordinary programs. Department of Computer Science, University of Illinois at Urbana-Champaign, 1976 (cit. on p. 1). [10] P. Bjesse, K. Claessen, M. Sheeran, and S. Singh. "Lava: hardware design in Haskell". In: ACM SIGPLAN Notices. ACM. 1998, pp. 174-184 (cit. on p. 49). Bodik, R. Gupta, and V. Sarkar. "ABCD: eliminating array bounds checks on demand". In: ACM SIGPLAN Notices. Vol. 35. ACM. 2000, pp. 321–333 (cit. on p. 1). [12] D. Chen and D. Singh. "Using OpenCL to evaluate the efficiency of CPUs, GPUs and FPGAs for information filtering". In: Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on. IEEE. 2012, pp. 5–12 (cit. on p. 2). [13] C. Dawson, S. K. Pattanam, and D. Roberts. "The verilog procedural interface for the verilog hardware description language". In: Verilog HDL Conference, 1996. Proceedings., 1996 IEEE International. IEEE. 1996, pp. 17–23 (cit. on p. 27). [14] A. Gill, T. Bull, G. Kimmell, E. Perrins, E. Komp, and B. Werling. "Introducing kansas lava". In: International Symposium on Implementation and Application of Functional Languages. Springer. 2009, pp. 18–35 (cit. on p. 49). [15] P. Glasserman. Monte Carlo methods in financial

engineering. Vol. 53. Springer Science & Business Media, 2003, pp. 79–99 (cit. on p. 42). [16] Haven Skinner, Akash Sridhar, Rafael Trapani Possignolo and Jose Renau. Pyrope. https://masc.soe.ucsc.edu/pyrope.html. [Online; Accessed May 2018] (cit. on p. 49). [17] C. Hoare. Communicating Sequential Processes. ISBN: 0-131-53271-5. London: Prentice-Hall, 1985 (cit. on p. 2). [18] Intel Inc. Altera OpenCL. https://www.altera.com/products/design-software/embeddedsoftware-developers/opencl/overview.html. [Online; Accessed May 2018] (cit. on p. 1). [19] Jan Decaluwe. MyHDL. http://myhdl.org. Online; Accessed May 2018 (cit. on [20] C.-J. Johnsen. "Implementing a MIPS processor using SME". p. 49). MA thesis. University of Copenhagen, 2017 (cit. on pp. 2, 16).[21] A. Kablan and J. Falzon. "The Use of Dynamically Optimised High Frequency Moving Average Strategies for Intraday Trading". In: Word Academy of Science, Engineering and Technology (2012) (cit. on p. 42). [22] C.-J. J. Kenneth Skovhede. "Building FPGA state machines from sequential code". Manuscript submitted [23] G. for publication. 2018 (cit. on p. 50). Mainland. "Why it's nice to be quoted: quasiquoting for haskell". In: Proceedings of the ACM SIGPLAN workshop on Haskell workshop. ACM. 2007, pp. 73–82 (cit. [24] potential ventures. Coroutine Co-simulation Test Bench. https://github.com/potentialventures/cocotb.[Online; accessed May 2018] (cit. on p. 50). [25] F. Schloegl, S. Rohjans, S. Lehnhoff, J. Velasquez, C. Steinbrink, and P. Palensky. "Towards a classification scheme for co-simulation approaches in energy systems". In: Smart Electric Distribution Systems and Technologies (EDST), 2015 International Symposium on. IEEE. 2015, pp. 516-521 (cit. on p. 27).[26] J. Serot, F. Berry, and S. Ahmed. "Implementing stream-processing applications on fpgas: A dsl-based approach". In: Field Programmable Logic and Applications (FPL), 2011 International Conference on. IEEE. 2011, pp. 130-137 (cit. on p. 49). [27] E. Skaarup and A. Frisch. "Generation of FPGA Hardware Specifications from PyCSP Networks". MA thesis. University of Copenhagen, Niels Bohr Institute, 2014 (cit. on [28] K. Skovhede and B. Vinter. "Building hardware from C# models". In: FSP 2016; Third International Workshop on FPGAs for Software Programmers; Proceedings of. VDE. 2016, pp. 1-9 (cit. on p. 2). [29] K. Skovhede and B. Vinter. "C++ support for better hardware/software co-design in C# with SME". In: FSP 2017; Fourth International Workshop on FPGAs for Software Programmers; Pro-[30] Synflow. The Cx ceedings of. VDE. 2017, pp. 1-8 (cit. on pp. 40, 47, 50). Programming Language. http://cx-lang.org. Online; Accessed May 2018 (cit. on p. 49). [31] B. Vinter and K. Skovhede. "Bus Centric Synchronous Message Exchange for Hardware Designs". In: Proceedings of Communicating Process Architectures 2015 (2015) (cit. on pp. 2, 9).[32] B. Vinter and K. Skovhede. "Synchronous Message Exchange for Hardware Designs". In: Proceedings of Communicating Process Architectures 2014 (2014) (cit. on pp. 2, 5, [33] R. Wester. "A transformation-based approach to hardware design using higher-order functions". PhD thesis. University of Twente, 2015 (cit. on [34] Xilinx Inc. Vivado HLS. https://www.xilinx.com/ products/design-tools/vivado/integration/esl-design.html. [Online; Accessed May 2018] (cit. on p. 1).