# COMP2020 Project 1: ALU - Project documentation

Nguyen Xuan Truong, V202300998

November 2024

## 1 Overview

The ALU32-bit can perform a variety of arithmetic operations, including addition, subtraction, left shift, logical right shift, arithmetic right shift, equality check, inequality check, less than or equal to zero, greater than zero, AND, OR, XOR, and NOR. These operations are divided into four main blocks, each responsible for specific operations: the Add and Sub 32-bit block, the Shifter 32-bit block, the Comparator 32-bit block, and the Logical 32-bit block. The results of each block are then passed through a 32-bit OR gate.

The following sections will explore each of the four main blocks and their respective subcomponents in detail.




Figure 1: ALU overview

# 2 Adder and Subtractor 32bit

The block adder and subtractor is constructed using only a 32-bit adder. This 32-bit adder is composed of various components, including a 1-bit adder, a 4-bit adder, a 4-bit adder with overflow handling, a 16-bit adder, and a 16-bit adder with overflow handling. The following sections will provide a detailed explanation of each subcomponent of the block adder and subtractor.

## 2.1 Adder 1bit




Figure 2: 1bit adder

This is the smallest unit of the 32-bit adder. It follows the basic truth table for addition with two 1-bit inputs, A and B, and a 1-bit carry-in. The output consists of a 1-bit sum (S) and a 1-bit carry-out.

Total gate count of this block is 6 gates

The critical path of this block is 2

A	В	$\mathbf{C}_{in}$	$\mathbf{C}_{out}$	$oldsymbol{S}$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

## 2.2 Adder 4bit




Figure 3: 4bit adder

The 4-bit adder consists of four 1-bit adders. The carry-in for each subsequent 1-bit adder block is the carry-out from the previous 1-bit adder. The inputs A and B are 4 bits wide. Starting from the least significant bit (rightmost) to the most significant bit (leftmost), each bit passes through its respective 1-bit adder block, producing the corresponding output bit. The carry-out of the final 1-bit adder is the carry-out of the entire 4-bit adder block.

Each Add1 block has 6 gates counts. Then the total of gate counts of this block is 6 \* 4 = 24

In this case each Add1 block got 2 critical path then the critical path of this block will got 2 \* 4 = 8 critical path

## 2.3 Adder 4bit overflow




Figure 4: 4bit adder with overflow

The 4-bit adder with overflow consists of four 1-bit adders and operates similarly to the regular 4-bit adder. The main difference is that the carry-in and carry-out of the last 1-bit adder block are XORed together (labeled as "XOR 1") to produce the overflow result.

Each Add1 block has 6 gates counts, with the last xor. Then the total of gate counts of this block is 6 \* 4+1=25

In this case each Add1 block got 2 critical path then the critical path of this block 2\*4+1 (from the last XOR gate) = 9

## 2.4 Adder 16bit




Figure 5: 16bit adder

The 16-bit adder operates similarly to a 4-bit adder but consists of four 4-bit adder blocks. The first block processes input bits 0 to 3, the second block handles bits 4 to 7, the third block processes bits 8 to 11, and the last block handles bits 12 to 15, with the outputs corresponding to their respective input

ranges. The carry-out of the final 4-bit adder serves as the overall carry-out of the 16-bit adder.

Each Add4 block has 24 gates. Then the total of gate counts of this block is 24 \* 4 = 96 gates

In this case each Add4 block got 8 critical path length then the critical path of this block 8 \* 4 = 32

## 2.5 Adder 16bit overflow




Figure 6: 16bit adder with overflow

The 16-bit adder with overflow functions similarly to a regular 16-bit adder but consists of three standard 4-bit adders and one 4-bit adder with overflow. The final 4-bit adder provides the overflow value.

Each Add4 block has 24 gates and the last Add4V has 25 gates. Then the total of gate counts of this block is 24 \* 3 + 25 = 97 gates

In this case each Add4 block got 2 critical path then the critical path of this block 2\*4+1 (from the last XOR gate) = 9

In this case each Add4 block got 8 critical path length. The last Add4V got 9 critical path length then the critical path of this block 8\*3+9=33

## 2.6 Adder 32bit overflow




Figure 7: 32bit adder with overflow

The 32-bit adder with overflow consists of two blocks: a 16-bit adder and a 16-bit adder with overflow. The first block processes input bits 0 to 15, while the second block handles bits 16 to 31. The overflow result is determined by the 16-bit adder with overflow, and the carry-in is provided as input to the first 16-bit adder.

Add16 block has 96 gates and the Add16V has 97 gates. Then the total of gate counts of this block is 96 + 97 = 193 gates

In this case Add16 block got 32 critical path length. The last Add16V got 33 critical path length then the critical path of this block 32+33=65

## 2.7 Operation bits




Figure 8: Add and sub operation bits

To design this operation bit circuit, we start by creating a truth table. From the truth table, we derive the Boolean equation using minterms and express it in the sum-of-products form.

This operations bits part got 3 gates.

#### 2.7.1 Truth table

Name	Op	Op3	Op2	Op1	Op0	Enable bit	Output
add	001x	0	0	1	X	1	0
subtract	011x	0	1	1	X	1	1

## 2.7.2 Boolean equations

The Boolean equations for the circuit are as follows:

$$Output = Op_3' \cdot Op_2 \cdot Op_1$$

$$\label{eq:enableBit} EnableBit = Op_3' \cdot Op_2 \cdot Op_1 + Op_3' \cdot Op_2' \cdot Op_1$$

The output is defined by the AND term  $\operatorname{Op}_3' \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1$  (the second AND block), which checks whether the operation is a subtract operation. The enable bit is formed by OR-ing two terms:  $\operatorname{Op}_3' \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1$  (the first AND block) and  $\operatorname{Op}_3' \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1$ . This enable bit is then connected to the enable input of the multiplexer to ensure that the operation passed through this circuit corresponds to either add or subtract.

# 2.8 Add/Sub Block




Figure 9: Full 32bit adder and substractor block The **Add and Sub** block performs two main arithmetic operations: **Ad**-

dition and Subtraction. The design process is as follows:

- 1. Input B Selection: A multiplexer (Mux1) determines the value of input B for the Add32 block:
  - If the enable bit is 0, the value of input B is set to a 32-bit value of 0.
  - If the enable bit is 1, the operation type is evaluated:
    - For addition (op = ADD), B is directly selected.
    - For subtraction (op = SUBTRACT),  $\overline{B}$  (bitwise negation of B) is selected.
- 2. Addition/Subtraction Logic: The Add32 block takes inputs A and B from Mux1. The behavior depends on the operation:
  - For addition, the carry-in is set to 0, and the result is A+B.
  - For subtraction, the carry-in is set to 1, as subtraction in two's complement is calculated as:

$$A + \overline{B} + 1$$

- 3. Output Selection: Another multiplexer (Mux2) determines the output:
  - If the block is selected, the output is the result of Add32.

- If the block is not selected, the output is a 32-bit value of 0.
- 4. **Overflow:** The overflow signal is directly taken from the overflow output of the Add32 block.

Two 2-to-1 MUX each got 32 \* (2 + 1) = 96 gates then these two got 96 \* 2 = 192 gates. The add32 block got 193 gates and the operations part got 3 gates. Then the total gate counts is 192 + 193 + 3 = 388 gates count

In this case 2 mux will got 2 critical path length each. Then the total critical path of this block 65+4=69

## 3 Shifter 32bit

The block shifter is constructed using a 32-bit left shifter. This 32 bit left shifter is composed of various components, including 1-bit, 2-bit, 4-bit, 8-bit, and 16-bit left shifters. Additionally, the 32-bit shifter block utilizes two other components—the Most Significant Bit (MSB) and the Reverse32 bit—to perform left shifts, logical right shifts, and arithmetic right shifts.

The following sections will provide a detailed explanation of each subcomponent of the block shifter.

## 3.1 Left shifter 1bit




Figure 10: Shift left 1bit

To shift the input left by 1 bit, each output bit is connected to the input bit at its index minus one. As a result, the 32nd bit of the input is discarded, and the first output bit is set to the value of the carry-in.

This block got 0 gate count

# 3.2 Left shifter higher bit




Figure 11: Group of left shift block 2bit, 4bit, 8bit and 16bit

For higher-bit shifters, there are four main shifter blocks: 2-bit, 4-bit, 8-bit, and 16-bit. Each is constructed using two smaller-bit shifter blocks. The 2-bit shifter is created using two 1-bit left shifters, the 4-bit shifter uses two 2-bit left shifters, the 8-bit shifter uses two 4-bit left shifters, and the 16-bit shifter uses two 8-bit left shifters. The output of the first block serves as the input to the second block, and both blocks receive the carry-in signal.

These blocks all got 0 gate counts

## 3.3 Left shift 32 bit




Figure 12: Shift left 32bit

The 32-bit left shifter performs flexible left shifts on a 32-bit input B, based on a 5-bit shift magnitude  $S_a$  (ranging from 0 to 31) and a fill-in bit  $C_{in}$ . It uses five sequential left-shift stages (shifting by 1, 2, 4, 8, and 16 bits) controlled by the corresponding bits of  $S_a$ . Each stage passes its output through a multiplexer that selects either the shifted or unshifted result based on the control bit from  $S_a$ . Cascading these stages enables the shifter to compute any shift

as a sum of powers of 2 efficiently, minimizing latency while handling all valid shift values.

Each mux got 32 \* (2 + 1) = 96 gates counts. Then this block got to al 96 \* 5 = 480 gates counts

Only until this left shift 32 bit got 5 2-to-1 mux then the total critical path of this block is 2 \* 5 = 10

## 3.4 Reverse 32bit




Figure 13: Reverse 32bit

This circuit reverses all the bits of A. The bits of A are first split using a splitter, and then passed through another splitter that connects to output B, with the bit order reversed.

This block got 0 gate counts

## 3.5 Most significant bit




Figure 14: Get most significant bit

This circuit splits the 32-bit input, with bits 0 through 30 passed as the output, and the 31st bit is retained as the output.

This block got 0 gate counts

# 3.6 Operation bits




Figure 15: Shifter operation bits

To design this operation bit circuit, we start by creating a truth table. From the truth table, we derive the Boolean equation using minterms and express it in the sum-of-products form.

This part got 4 gate counts

#### 3.6.1 Truth table

Name	Op	Op3	Op2	Op1	Op0	Enable bit	Output 1	Output 0
shift left logical	000x	0	0	0	X	1	0	0
shift right logical	1100	1	1	0	0	1	0	1
shift right arithmetic	1101	1	1	0	1	1	1	0

## 3.6.2 Boolean equations

The Boolean equations for the circuit are as follows:

$$Output_0 = Op_3 \cdot Op_2 \cdot Op_1' \cdot Op_0'$$

$$Output_1 = Op_3 \cdot Op_2 \cdot Op'_1 \cdot Op_0$$

$$EnableBit = Op_3' \cdot Op_2' \cdot Op_1' + Op_3 \cdot Op_2 \cdot Op_1' \cdot Op_0' + Op_3 \cdot Op_2 \cdot Op_1' \cdot Op_0$$

The output is a 2-bit value defined by two bits.

- The least significant bit is:

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1' \cdot \operatorname{Op}_0'$$
 (AND gate with label 3)

- The most significant bit is:

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1' \cdot \operatorname{Op}_0$$
 (AND gate with label 4)

The output will identify the shifter:

00 for Shift Left Logical

01 for Shift Right Logical

10 for Shift Right Arithmetic

The enable bit will identify whether the shifter block can be run. The condition is ORed by 3 and  $\operatorname{Op}_3' \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1'$  (the AND gate with label 2) with the AND gates labeled 3 and 4. This will connect with the enable bit of the multiplexer of the shifter block.

## 3.7 Shifter Block




Figure 16: Shifter 32bit block with shift left, shift right logical, and shift right arithmetic

In the first stage of the block, the input B is processed as follows:

- 1. Reversal and Multiplexer (Mux1): The input B is first reversed (bitwise negation), resulting in four possible inputs for the multiplexer (Mux1):
  - If the selection bits are 00 (left logical shift operation), the output B remains unchanged.
  - If the selection bits are 01 or 10, the output B is the reversed B.
- 2. Left Shift Block (LeftShift32): The output B from Mux1 is passed through the LeftShift32 block, which performs the required shift. The shift amount is provided as an additional input.
  - The carry-in for this block is determined by an AND gate (label 4) that evaluates the most significant bit (MSB) of the initial B and the opcode:
    - If the operation is shift-right arithmetic and the MSB of the initial B is 1, the carry-in for the LeftShift32 block is set to 1 (to extend the sign bit).
- 3. Final Reversal and Multiplexer (Mux2): The result of LeftShift32 is reversed again before being passed to Mux2.
  - $\bullet$  Mux2 uses the opcode to select the correct output for the block.
- 4. **Enable Bit Control:** Both multiplexers (Mux1 and Mux2) are controlled by an enable bit to determine if the output should be considered. If not enabled, the output is a 32-bit value of 0.

Two 4-to-1 mux each got 32 \* (4+1) = 160 gates count. One AND gates. The leftshift32 got 480 gate counts. Then the total gates counts of this block is 160 \* 2 + 480 + 1 + 4 = 805 gates count.

The critical path of this block will be 2 + 10 + 2 = 14

# 4 Comparator 32bit

The block comparator is composed of various components, including a bit extender (1 to 32), an equality checker, a zero-checker, a "less than or equal to zero" checker, and a "greater than zero" checker. This block can perform comparisons to determine whether  $\boldsymbol{A}$  and  $\boldsymbol{B}$  are equal, as well as check whether  $\boldsymbol{B}$  is greater than zero or less than or equal to zero.

The following sections will provide a detailed explanation of each subcomponent of the block comparator.




Figure 17: First version of comparator 32bit

This is the first version of my comparator. It's clear that it is too complex to understand and follow, so I have broken it down into smaller subcomponents as mentioned above.

## 4.1 Is equal 0




Figure 18: Check whether input is equal 0 or not

To check whether the input is zero, we split the 32-bit input into 4 parts and pass each part through an OR gate. The first OR gate processes 8 bits, and if all the bits are 0, the output will be 0. If any input bit is non-zero, the output will have at least one 1. Next, we pass the 8-bit output through another OR gate, splitting it into 4 parts. This second OR gate processes 2 bits at a time, and if all inputs are 0, the output will be 0. If any bit is non-zero, at least one bit in the output will be 1. The final OR gate combines the outputs of the first and second OR gates, and if the result is 0, the output will be 0; otherwise, the output will be 1. Finally, the output passes through a NOT gate: if the value is 0, the output is 1; if the value is non-zero, the output is 0.

The first OR gate with label 1 got 8 gates count since it is 8 data bits gate. The second OR gate with label 2 got 2 gates count since it is 2 data bits gate. Then the total gates count of this block is 8+2+1=12 gate counts

This critical path of this block is 3

## 4.2 Is equal




Figure 19: Check whether A and B is equal or not

A key property of XOR is that any number XORed with itself results in  $0 \ (A \oplus A = 0)$ . To compare two numbers, we XOR them. If the result is 0, the

numbers are equal; otherwise, they are not equal. To finalize the comparison, we check whether the XOR result is 0 using a "zero check" mechanism. The output is 1 if the numbers are equal and 0 if they are not.

The first xor gate got 32 gates count since it is 32 data bit gate. The is equal 0 block got 12 gates counts. Then the total gate counts of this block is 32 + 12 = 44 gates counts.

The critical path of this block is 3 + 1 = 4

## 4.3 Bit extend 1 to 32bits




Figure 20: Extend 1bit input to 32bit using zero extension
To create a 32-bit bit extender, we use a 1-bit input as the least significant
bit (LSB) of the output, while all other bits of the output are set to 0
This block got 0 gate counts
The critical path of this block is 0

## 4.4 Less than or equal to 0




Figure 21: Check whether input is less than or equal 0 or not

To check whether the input is less than or equal to 0, we combine two components using an OR gate. The first component is an "is equal to 0" circuit, and the second is a "most significant bit" (MSB) extractor circuit. In two's complement representation, if the MSB is 1, the number is negative. The outputs of these two components are ORed together to produce the final result.

This block got 12 (from the is equal 0) + 1 = 13 gates counts The critical path of this block is 3

#### 4.5 Greater than 0




Figure 22: Check whether input is greater than 0 or not

The "check greater than 0" block operates as the opposite of the "less than or equal to 0" block. It negates the outputs of the MSB and the "is equal to 0" circuits. When the MSB is 0, the number is either 0 or positive in two's complement representation. By ANDing this with the negated result of the "is equal to 0" block, the final output will indicate whether the input is strictly greater than 0.

This block got 12 (from the is equal 0) + 1 = 13 gates counts. The critical path of this block is 3

# 4.6 Operation bits




Figure 23: Comparator block operation bits

To design this operation bit circuit, we start by creating a truth table. From the truth table, we derive the Boolean equation using minterms and express it in the sum-of-products form.

This part got 7 gate counts

# 4.6.1 Truth table

Name	Op	Op3	Op2	Op1	Op0	Enable bit	Output 1	Output 0
not equal	1000	1	0	0	0	1	0	0
equal	1001	1	0	0	1	1	0	1
less than or equal 0	1110	1	1	1	0	1	1	0
greater than 0	1111	1	1	1	1	1	1	1

## 4.6.2 Boolean equations

The Boolean equations for the circuit are as follows:

$$\mathrm{Output}_0 = \mathrm{Op}_3 \cdot \mathrm{Op}_2' \cdot \mathrm{Op}_1' \cdot \mathrm{Op}_0 + \mathrm{Op}_3 \cdot \mathrm{Op}_2 \cdot \mathrm{Op}_1 \cdot \mathrm{Op}_0$$

$$Output_1 = Op_3 \cdot Op_2 \cdot Op_1 \cdot Op_0' + Op_3 \cdot Op_2 \cdot Op_1 \cdot Op_0$$

$$EnableBit = Op_3 \cdot Op_2' \cdot Op_1' \cdot Op_0' + Op_3 \cdot Op_2' \cdot Op_1' \cdot Op_0 + Op_3 \cdot Op_2 \cdot Op_1 \cdot Op_0' + Op_3 \cdot Op_2 \cdot Op_1 \cdot Op_0'$$

The output is a 2-bit value defined by two bits:

The least significant bit is OR-ed together (the OR label 2) by two AND terms:

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1' \cdot \operatorname{Op}_0$$
 (AND label 2)

and

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1 \cdot \operatorname{Op}_0 \quad \text{(AND label 4)}.$$

The most significant bit is OR-ed together (the OR label 3) by two AND terms:

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1 \cdot \operatorname{Op}_0'$$
 (AND label 3)

and the AND label 4.

The output will identify which comparator to select:

00 for not equal 01 for equal 10 for less than or equal 0 11 for greater than 0

The enable bit will be OR-ed (the OR label 1) by the AND label 4, and the AND labels 2, 3, 4, and  $\operatorname{Op}_3 \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1' \cdot \operatorname{Op}_0'$  (AND label 1). This will be used for the input of the enable bit of the MUX; if not, the result of this block will be zero.

## 4.7 Comparator Block




Figure 24: Final version of comparator block

The 32-bit comparator block utilizes all the components in this section. It consists of four 1-to-32 bit extend blocks, each connected to the input of a 4-to-1 multiplexer to select the correct result:

- 1. First Bit Extend Block (Not Equal Check): The first bit extend block is connected to the not of "is equal" comparator, which checks whether the values are not equal.
- 2. Second Bit Extend Block (Equal Check): The second bit extend block is connected to the "is equal" comparator, which checks whether the values are equal.
- 3. Third Bit Extend Block (Less Than or Equal to 0 Check): The third bit extend block checks whether input B is less than or equal to 0.
- 4. Fourth Bit Extend Block (Greater Than 0 Check): The fourth bit extend block checks whether input B is greater than 0.

These four results are then passed into a 4-to-1 multiplexer, which selects the correct output based on the operation. The multiplexer also receives an enable signal from the ORed result of label 1:

• If the enable bit is 0, the output will be a 32-bit value of 0.

The 4-to-1 mux got 32\*(4+1)=160 gates counts. The block is equal got 44 gates counts. The block less than or equal 0 and greater than 0 each got 12 gates counts. The total gates counts of this block is 160+44+12\*2+7=235 gates counts.


The critical path of this block is 2 + 3 = 5

# 5 Logical 32bit

The logical block is the simplest component to create. We can directly use standard logic gates and adjust the data width from 1 bit to 32 bits to match the desired result.

## 5.1 Operation bits

To design this operation bit circuit, we start by creating a truth table. From the truth table, we derive the Boolean equation using minterms and express it in the sum-of-products form.



 $\label{eq:Figure 25: Logical block operation bits} This part got total 7 gate counts$ 

## 5.1.1 Truth table

Name	Op	Op3	Op2	Op1	Op0	Enable bit	Output 1	Output 0
and	0100	0	1	0	0	1	0	0
or	0101	0	1	0	1	1	0	1
xor	1010	1	0	1	0	1	1	0
nor	1011	1	0	1	1	1	1	1

## 5.1.2 Boolean equations

The Boolean equations for the circuit are as follows:

$$\mathrm{Output}_0 = \mathrm{Op}_3' \cdot \mathrm{Op}_2 \cdot \mathrm{Op}_1' \cdot \mathrm{Op}_0 + \mathrm{Op}_3 \cdot \mathrm{Op}_2' \cdot \mathrm{Op}_1 \cdot \mathrm{Op}_0$$

$$\mathbf{Output}_1 = \mathbf{Op}_3 \cdot \mathbf{Op}_2' \cdot \mathbf{Op}_1 \cdot \mathbf{Op}_0' + \mathbf{Op}_3 \cdot \mathbf{Op}_2' \cdot \mathbf{Op}_1 \cdot \mathbf{Op}_0$$

$$EnableBit = Op_3 \cdot Op_2' \cdot Op_1 \cdot Op_0 + Op_3' \cdot Op_2 \cdot Op_1' \cdot Op_0 + Op_3 \cdot Op_2' \cdot Op_1 \cdot Op_0' + Op_3 \cdot Op_2' \cdot Op_1 \cdot Op_0$$

The output is a 2-bit value defined by two bits:

The least significant bit is OR-ed together (the OR label 1) by two AND terms:

$$\operatorname{Op}_3' \cdot \operatorname{Op}_2 \cdot \operatorname{Op}_1' \cdot \operatorname{Op}_0$$
 (AND label 1)

and

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1 \cdot \operatorname{Op}_0$$
 (AND label 2).

The most significant bit is OR-ed together (the OR label 2) by two AND terms:

$$\operatorname{Op}_3 \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1 \cdot \operatorname{Op}_0' \quad (AND \text{ label } 3)$$

and the AND label 2.

The output will identify which comparator to select:

00 for AND 01 for OR 10 for XOR 11 for NOR

The enable bit will be OR-ed (the OR label 3) by the AND label 4, and the AND labels 1, 2, 3, and  $\operatorname{Op}_3 \cdot \operatorname{Op}_2' \cdot \operatorname{Op}_1 \cdot \operatorname{Op}_0$  (AND label 4). This will be used for the input of the enable bit of the MUX; if not, the result of this block will be zero.

# 5.2 Logical Block




Figure 26: Final version of logical block

## 1. Logic Gate Operations:

- The input data is processed through four logic gates: AND, OR, XOR, and NOR.
- Each gate receives two 32-bit input values.

## 2. Multiplexer Selection:

- The outputs of the four logic gates are passed through a 4-to-1 multiplexer.
- The multiplexer selects the result of the desired operation based on the control signal.

#### 3. Enable Bit Control:

- The multiplexer also uses an enable bit to determine whether to output the result of this block.
- If the block is not enabled, the output is a 32-bit value of 0.

Each AND, OR, XOR, and NOR gates got 32 gates count since each is 32 data bit gate. The 4-to-1 mux got 32 (4 + 1) = 160 gate counts. Then the total gate count of this block is 32 \* 4 + 160 + 7 = 295 gates counts

The critical path of this block is 1 + 2 = 3

# 6 Conclusion

The total gate count of the ALU32 is calculated as follows:

```
Total Gate Count = 295 (Logical Block) + 235 (Comparator Block) + 805 (Shifter Block) + 388 (Add/Sub Block) + 32 (OR Gates in ALU32 Circuit) = 1755 Gates.
```

The critical of this ALU is the maximum path length of 4 block Add and Sub block, Shifter block, Comparator block and logical block which is 69. With the last OR of the ALU 32 the critical path of this ALU32 is 70

The test vectors and the test vector generator can be accessed from the following link: https://github.com/truongng201/ALU-Design. This repository also includes an ALU (Arithmetic Logic Unit) simulator implemented in Python. The simulator operates in the same way as the ALU circuit described in this project.

Here are the successful result of 3 test vector for ALU32 block, LeftShift32 block, and Add32 block

